

	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits
<b>R:</b>	op	rs	rt	rd	shamt	funct
<b>I:</b>	op	rs	rt	address / immediate		
<b>J:</b>	op	target address				

# MIPS Instructions

## Using the Stack with Functions


CS 64: Computer Organization and Design Logic

Lecture #9

Fall 2019

Ziad Matni, Ph.D.

Dept. of Computer Science, UCSB



# Administrative

---

- Lab 4 due Wednesday!
- Midterm is next week: **Wed. Nov. 6<sup>th</sup>**
- I'll post practice questions later this week
- Q:  
Is there a new lab coming up (given the midterm)?
- A:  
**YES! Lab 5 will be issued this week & due next week!  
(as per the syllabus)**

# What's on the Midterm?

---

## What's on It?

- Everything we've done so far from start to Monday, 11/4
- *Exception*: no digital logic design

## What Should I Bring?

- Your pencil(s), eraser, MIPS Reference Card (on 1 page)
- THAT'S ALL!

## What Else Should I Do?

- **IMPORTANT**: Come to the classroom 5-10 minutes EARLY
- **If you are late, I may not let you take the exam**
- I will have some of you re-seated
- Bring your UCSB ID

# Lecture Outline

---

- Intro to the MIPS Calling Convention
- Using the stack in MIPS Assembly

# Any Questions From Last Lecture?

---

# MIPS Reference Card

---

- Let's take another close look at that card...
- Found as PDF on class website

CORE INSTRUCTION SET			OPCODE / FUNCT (Hex)
NAME, MNEMONIC	FOR-MAT	OPERATION (in Verilog)	
Add	add	R R[rd] = R[rs] + R[rt]	(1) 0 / 20 <sub>hex</sub>
Add Immediate	addi	I R[rt] = R[rs] + SignExtImm	(1,2) 8 <sub>hex</sub>
Add Imm. Unsigned	addiu	I R[rt] = R[rs] + SignExtImm	(2) 9 <sub>hex</sub>
Add Unsigned	addu	R R[rd] = R[rs] + R[rt]	0 / 21 <sub>hex</sub>
And	and	R R[rd] = R[rs] & R[rt]	0 / 24 <sub>hex</sub>
And Immediate	andi	I R[rt] = R[rs] & ZeroExtImm	(3) c <sub>hex</sub>
Branch On Equal	beq	I if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4) 4 <sub>hex</sub>
Branch On Not Equal	bne	I if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4) 5 <sub>hex</sub>
Jump	j	J PC=JumpAddr	(5) 2 <sub>hex</sub>
Jump And Link	jal	J R[31]=PC+8;PC=JumpAddr	(5) 3 <sub>hex</sub>
Jump Register	jr	R PC=R[rs]	0 / 08 <sub>hex</sub>
Load Byte Unsigned	lbu	I R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}	(2) 24 <sub>hex</sub>
Load Halfword Unsigned	lhu	I R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2) 25 <sub>hex</sub>
Load Linked	ll	I R[rt] = M[R[rs]+SignExtImm]	(2,7) 30 <sub>hex</sub>
Load Upper Imm.	lui	I R[rt] = {imm, 16'b0}	f <sub>hex</sub>
Load Word	lw	I R[rt] = M[R[rs]+SignExtImm]	(2) 23 <sub>hex</sub>
Nor	nor	R R[rd] = ~(R[rs]   R[rt])	0 / 27 <sub>hex</sub>
Or	or	R R[rd] = R[rs]   R[rt]	0 / 25 <sub>hex</sub>
Or Immediate	ori	I R[rt] = R[rs]   ZeroExtImm	(3) d <sub>hex</sub>
Set Less Than	slt	R R[rd] = (R[rs] < R[rt]) ? 1 : 0	0 / 2a <sub>hex</sub>
Set Less Than Imm.	slti	I R[rt] = (R[rs] < SignExtImm) ? 1 : 0	(2) a <sub>hex</sub>
Set Less Than Imm. Unsigned	sltiu	I R[rt] = (R[rs] < SignExtImm) ? 1 : 0	(2,6) b <sub>hex</sub>
Set Less Than Unsig.	sltu	R R[rd] = (R[rs] < R[rt]) ? 1 : 0	(6) 0 / 2b <sub>hex</sub>
Shift Left Logical	sll	R R[rd] = R[rt] << shamt	0 / 00 <sub>hex</sub>
Shift Right Logical	srl	R R[rd] = R[rt] >> shamt	0 / 02 <sub>hex</sub>
Store Byte	sb	I M[R[rs]+SignExtImm](7:0) = R[rt](7:0)	(2) 28 <sub>hex</sub>
Store Conditional	sc	I M[R[rs]+SignExtImm] = R[rt]; R[rt] = (atomic) ? 1 : 0	(2,7) 38 <sub>hex</sub>
Store Halfword	sh	I M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2) 29 <sub>hex</sub>
Store Word	sw	I M[R[rs]+SignExtImm] = R[rt]	(2) 2b <sub>hex</sub>
Subtract	sub	R R[rd] = R[rs] - R[rt]	(1) 0 / 22 <sub>hex</sub>
Subtract Unsigned	subu	R R[rd] = R[rs] - R[rt]	0 / 23 <sub>hex</sub>

## NOTE THE FOLLOWING:

1. Instruction Format Types:  
R vs I vs J

2. OPCODE/FUNCT (Hex)

### BASIC INSTRUCTION FORMATS

<b>R</b>	opcode	rs	rt	rd	shamt	funct
	31	26 25	21 20	16 15	11 10	6 5 0
<b>I</b>	opcode	rs	rt	immediate		
	31	26 25	21 20	16 15	0	
<b>J</b>	opcode	address				
	31	26 25	0			

3. Instruction formats:  
Where the actual bits go

## PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if( $R[rs] < R[rt]$ ) PC = Label
Branch Greater Than	bgt	if( $R[rs] > R[rt]$ ) PC = Label
Branch Less Than or Equal	btle	if( $R[rs] \leq R[rt]$ ) PC = Label
Branch Greater Than or Equal	bge	if( $R[rs] \geq R[rt]$ ) PC = Label
Load Immediate	li	$R[rd] = \text{immediate}$
Move	move	$R[rd] = R[rs]$

## NOTE THE FOLLOWING:


1. Pseudo-Instructions
  - There are more of these, but in CS64, you are ONLY allowed to use these + **la**
2. Registers and their numbers
3. Registers and their uses
4. Registers and their calling convention
  - A LOT more on that later...

## REGISTER NAME, NUMBER, USE, CALL CONVENTION


NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	No



## MEMORY ALLOCATION




## STACK FRAME



## NOTE THE FOLLOWING:

1. This is only part of the 2<sup>nd</sup> page that you need to know

## DATA ALIGNMENT



## SIZE PREFIXES ( $10^x$ for Disk, Communication; $2^x$ for Memory)

SIZE	PRE-FIX	SIZE	PRE-FIX	SIZE	PRE-FIX	SIZE	PRE-FIX
$10^3, 2^{10}$	Kilo-	$10^{15}, 2^{50}$	Peta-	$10^{-3}$	milli-	$10^{-15}$	femto-
$10^6, 2^{20}$	Mega-	$10^{18}, 2^{60}$	Exa-	$10^{-6}$	micro-	$10^{-18}$	atto-
$10^9, 2^{30}$	Giga-	$10^{21}, 2^{70}$	Zetta-	$10^{-9}$	nano-	$10^{-21}$	zepto-
$10^{12}, 2^{40}$	Tera-	$10^{24}, 2^{80}$	Yotta-	$10^{-12}$	pico-	$10^{-24}$	yocto-

The symbol for each prefix is just its first letter, except  $\mu$  is used for micro.

# Instruction Representation

Recall: A MIPS instruction has 32 bits

32 bits are divided up into 6 fields (*aka the **R-Type** format*)

- **op** code                      6 bits                      basic operation
- **rs** code                      5 bits                      first register source operand
- **rt** code                      5 bits                      second register source operand
- **rd** code                      5 bits                      register destination operand
- **shamt** code                  5 bits                      shift amount
- **funct** code                  6 bits                      function code

*Why did the designers allocate 5 bits for registers?*

op	rs	rt	rd	shamt	funct
6 b	5 b	5 b	5 b	5 b	6 b
31 – 26	25 – 21	20 – 16	15 – 11	10 – 6	5 – 0

# Instruction Representation in R-Type

op	rs	rt	rd	shamt	funct
6 b	5 b	5 b	5 b	5 b	6 b
31 – 26	25 – 21	20 – 16	15 – 11	10 – 6	5 – 0

- The combination of the **opcode** and the **funct** code tell the processor what it is supposed to be doing
- Example:

**add \$t0, \$s1, \$s2**

op	rs	rt	rd	shamt	funct
0	17	18	8	0	32

op = 0, funct = 32

rs = 17

rt = 18

rd = 8

shamt = 0

mean “add”

means “\$s1”

means “\$s2”

means “\$t0”

means this field is unused in this instruction

*A full list of codes can be  
found in your  
**MIPS Reference Card***

# Exercises

---


- Using your MIPS Reference Card, write the 32 bit instruction (using the R-Type format and decimal numbers for all the fields) for the following:

<code>add \$t3, \$t2, \$s0</code>	<code>0x01505820</code>
<code>addu \$a0, \$a3, \$t0</code>	<code>0x00E82021</code>
<code>sub \$t1, \$t1, \$t2</code>	<code>0x012A4822</code>

## Exercise: Example Run-Through

- Using your MIPS Reference Card, write the 32 bit instruction (using the R-Type format) for the following. Express your final answer in hexadecimal.

add \$t3, \$t2, \$s0      0x01505820



op (6b)	rs (5b)	rt (5b)	rd (5b)	shamt (5b)	funct (6b)
0	10	16	11	0	32
000000	0 1010	1 0000	0 1011	0 0000	10 0000
00000001010100000101100000100000					
0x01505820					

## A Second Type of Format...


32 bits are divided up into 4 fields (*the **I-Type** format*)

- **op** code                  6 bits                  basic operation
- **rs** code                  5 bits                  first register source operand
- **rt** code                  5 bits                  second register source operand
- **address** code          16 bits                  constant or memory address

Note: The I-Type format uses the **address** field to access  $\pm 2^{15}$  addresses from whatever value is in the **rs** field

op	rs	rt	address
6 b	5 b	5 b	16 b
31 – 26	25 – 21	20 – 16	15 – 0

# I-Type Format



- The I-Type ***address*** field is a signed number

- The **`addi`** instruction is an I-Type, example:

**`addi $t0, $t1, 42`**

- What is the largest, most positive, number you can put as an immediate?

CORE INSTRUCTION SET				
NAME, MNEMONIC		FOR-MAT		
Add	add	R	Load Upper Imm.	lui I
Add Immediate	addi	I	Load Word	lw I
Add Imm. Unsigned	addiu	I	Nor	nor R
Add Unsigned	addu	R	Or	or R
And	and	R	Or Immediate	ori I
And Immediate	andi	I	Set Less Than	slt R
Branch On Equal	beq	I	Set Less Than Imm.	slti I
Branch On Not Equal	bne	I	Set Less Than Imm. Unsigned	sltiu I
Jump	j	J	Set Less Than Unsig.	sltu R
Jump And Link	jal	J	Shift Left Logical	sll R
Jump Register	jr	R	Shift Right Logical	srl R
Load Byte Unsigned	lbu	I	Store Byte	sb I
Load Halfword Unsigned	lhu	I	Store Conditional	sc I
Load Linked	ll	I	Store Halfword	sh I
			Store Word	sw I
			Subtract	sub R
			Subtract Unsigned	subu R

**Ans:  $2^{15} - 1$**

# Instruction Representation in I-Type

op	rs	rt	address
6 b	5 b	5 b	16 b
31 – 26	25 – 21	20 – 16	15 – 0

- Example:

**addi \$t0, \$s0, 124**

op	rs	rt	address/const
8	16	8	124

op = 8

mean “addi”

rs = 16

means “\$s0”

rt = 8

means “\$t0”

address/const = 124 is the immediate value

*A full list of codes can be  
found in your  
**MIPS Reference Card***



# Exercises

---

- Using your MIPS Reference Card, write the 32 bit instruction (using the I-Type format and decimal numbers for all the fields) for the following:

<code>addi \$t3, \$t2, -42</code>	<code>0x214BFFD6</code>
<code>andi \$a0, \$a3, 1</code>	<code>0x30E40001</code>
<code>slti \$t8, \$t8, 14</code>	<code>0x2B18000E</code>

# Functions

---

- Up until this point, we have not discussed **functions**
- Why not?
  - If you want to do functions, you need to use **the stack**
  - Memory management is a must for the call stack ...  
though we can make *some* progress without it
- Think of recursion...
  - How many variables are we going to need ahead of time?
  - What memory do we end up using in recursive functions?
  - We don't always know...

# Implementing Functions

---

## **What capabilities do we need for functions?**

1. Ability to execute code elsewhere
  - Branches and jumps
2. Way to pass arguments in and out of the function
  - There's a way (a.k.a a convention) to do that that we'll learn about
  - We'll use the registers to do function I/O

# Jumping to Code

<pre>void foo() {     bar();     baz(); }</pre>	<pre>void bar() {     ... }</pre>	<pre>void baz() {     ... }</pre>
---	---	---

- We have ways to jump unconditionally to code (**j** instruction)
- But what about ***jumping back***?
  - That is, after you're done with a function?
  - We'll need a way to *save* where we were (so we can "jump" back)
- **Q:** What do need so that we can do this on MIPS?
  - **A:** A way to store the program counter (**\$PC**) multiple times (to tell us where the *next* instruction is so that we know *where* to return!)

# Calling Functions on MIPS

---

- Two crucial instructions: **jal** and **jr**
- One specialized register: **\$ra**
- **jal (jump-and-link)**
  - Simultaneously **jump to an address**, and **store the location of the next instruction** in register **\$ra**
- **jr (jump-register)**
  - **Jump to the address stored in a register**, often **\$ra**

# Simple Call Example

- See program: [simple\\_call.asm](#)

**# Calls a function (test) which immediately returns**

**.text**

**test: # return to whoever made the call**

**jr \$ra**

**main: # do stuff...**

**# then call the test function**

**jal test**

**exit: # exit**

**li \$v0, 10**

**syscall**

*Note: SPIM always  
starts execution at the  
line labeled "main"*

# Passing and Returning Values

---

- We want to be able to call arbitrary functions without knowing the implementation details
- So, we need to know our pre-/post-conditions
- Q: How might we achieve this in MIPS?
  - A: We designate specific registers for **arguments** and **return values**

# YOUR TO-DOs

---

## **IMPORTANT:**

Read the MIPS Calling Convention PDF on the class website!

- Review ALL the demo codes
  - Available via the class website
- Work on Assignment #4
  - Due on **Wednesday, 10/30, by 11:59:59 PM**



**</LECTURE>**