


~1 GHz
giga hertz
1,000,000,000 per second
(clock) cycles




add r0, r1, r2 10^{-9} s
instruction over registers 1 nanosecond

cache access ~1-2 ns

ldr r1, [r0] 10^{-7} s
100 nanos

loop:
ldr r1, [r0] 100 ns
add r1, #1 1 ns
str r1, [r0] 100 ns



1. byte offset
2. what about str?

What about str?

