{"payload":{"header_redesign_enabled":false,"results":[{"id":"444592157","archived":false,"color":"#b2b7f8","followers":33,"has_funding_file":false,"hl_name":"ucsdsysnet/Rosebud","hl_trunc_description":"Framework for FPGA-accelerated Middlebox Development","language":"Verilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":444592157,"name":"Rosebud","owner_id":38798666,"owner_login":"ucsdsysnet","updated_at":"2023-02-18T01:40:26.873Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":54,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aucsdsysnet%252FRosebud%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/ucsdsysnet/Rosebud/star":{"post":"UiPiiTXDgi69QDzXxunf0JomLgA2kmjjI7X52uTep9IGx-HXmtP63WgN8APSqY5JdFIYxvZfz4zqU9BO5gyo1w"},"/ucsdsysnet/Rosebud/unstar":{"post":"padC74a4uRQsJp-yPsbQZuSc-ii7V21fD6q56l7nkORIMnWQ3L89mgzfz_NFCdZM1OfiwZEOcxTMCbOp9NHNEw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"C8N2OpIEGM0jy9BdrpXfELcQhuiphD5XI8ZCElSdjjupsvSK7_rBmm5e5vHo-PpSkjSV_u23f4eCBCw903YP5w"}}},"title":"Repository search results"}