

UDAY MALLAPPA

University of California at San Diego \diamond 3869, 1 Miramar St. #3914 \diamond La Jolla, CA 92092

udaymallappa@gmail.com, +1 858-281-9076

RESEARCH INTERESTS

VLSI physical design fundamental algorithms and optimization frameworks; Accelerating design convergence using learning algorithms.

SKILLS

Languages	Tcl, Perl, Python, C++, System Verilog ;
EDA Tools	Quartus, Design Compiler, PrimeTime; IC Compiler, Innovus; RedHawk HSPICE
Math/Statistics Tools	Matlab, CPLEX, Z3 SMT/SAT Solver

EDUCATION

Ph.D. in Electrical and Computer Engineering University of California Advisor: Prof. C. K. Cheng Related Courses: VLSI Digital System Algorithms and Architectures, VLSI Integrated Circuits and Systems Design, Algorithmic & Optimization Foundations for VLSI CAD, Principles of Computer Architecture, Advanced Microarchitecture (Accelerated Learning), Principles of AI: Probabilistic Reasoning & Decision-Making, AI: Learning Algorithms, Design & Analysis of Algorithms, AI: Search & Reasoning, Numerical Optimization Methods.	Sep. 2017 - Present San Diego (CGPA: 3.9/4.00)
B.E. & M.S (Dual Degree in Electrical & Electronics Engineering, Physics) BITS-Pilani	Aug. 2006 - Jul. 2011 India

WORK EXPERIENCE

NVIDIA Corp. <i>Research & Development Intern (Reinforcement Learning)</i> <ul style="list-style-type: none">Using reinforcement learning algorithms (control) for the placement-optimization problem.SAT-based optimization for the standard-cell detailed placement problem.	Jun. 2020 - Dec. 2020 Santa Clara, CA
VLSI Lab, University of California at San Diego <i>Teaching Assistant for ECE 260A, CSE 140, and CSE 140L</i>	Sep. 2019 - Present
Synopsys Inc. <i>Research & Development Intern (Machine Learning)</i> <ul style="list-style-type: none">Using learning algorithms to predict downstream design outcomes. In particular, the goal is to predict crosstalk delay at pre-route stage of the design, that eventually guides routing optimization engine and improves design convergence.	Jun. 2019 - Sep. 2019 Mountain View, CA
VLSI CAD Lab, University of California at San Diego <i>Graduate Student Researcher</i> <ul style="list-style-type: none">Machine learning in EDA to accelerate design convergence. In particular, using machine learning models to reduce heavy runtimes invested in timing analysis, without loss of accuracy.Integer Linear Programming and Simulated Annealing for macro placement.	Sep. 2017 - June 2019 La Jolla, CA

- Fast ML-LP (Machine Learning-based Leakage Prediction) to predict leakage power recovery.
- Template-based Power Delivery Network construction for better routability.

Intel Corp

SOC Design Engineer

Jan.2016 - Aug 2017

Bangalore, India

- RTL-GDS physical implementation and SoC power optimization for 10nm baseband processors.

Qualcomm, Inc

Senior Engineer

Nov. 2012 - Jan. 2016

Bangalore, India

- SoC Power Delivery Network Signoff for sub-28nm technology nodes.
- SoC Chip-Package co-analysis, thermal, ESD analysis for sub-28nm technology nodes.

ANSYS, Inc

Engineer

Aug. 2011 - Nov. 2012

Bangalore, India

- Clock-Jitter analysis using Apache Timing Engine.

Hewlett-Packard - Imaging and Printing R & D Hub.

Research Intern

Jan. 2011 - Jul. 2011

Bangalore, India

- Image processing algorithms for shadow removal applications, intended for HP 3-D scanners.

PUBLICATIONS

All papers with Prof. Andrew B. Kahng, have authors listed in alphabetical order by last name.

- [1] A. B. Kahng, **U. Mallappa**, L. Saul, “Using Machine Learning to Predict Path-Based Slack from Graph-Based Timing Analysis”, *Proc. ICCD*, 2018.
- [2] A. B. Kahng, **U. Mallappa**, L. Saul and S. Tong, “Unobserved Corner Prediction: Reducing Timing Analysis Effort for Faster Design Convergence in Advanced-Node Design”, *Proc. DATE*, 2019. (**nominated for Best Paper award**)
- [3] T. Ajayi, V. A. Chhabria, M. Fogaca, S. Hashemi, A. Hosny, A. B. Kahng, M. Kim, J. Lee, **U. Mallappa**, M. Neseem, G. Pradipta, S. Reda, M. Saligane, S. S. Sapatnekar, C. Sechen, M. Shalan, W. Swartz, L. Wang, Z. Wang, M. Woo and B. Xu, “Toward an Open-Source Digital Flow: First Learnings from the OpenROAD Project”, *Proc. DAC* 2019. (**Invited Paper**)
- [4] V. Chabbria, A. B. Kahng, M. Kim, **U. Mallappa**, S. Sapatnekar and B. Xu “Template-based PDN Synthesis in Floorplan and Placement Using Classifier and CNN Techniques“, *Proc. ASPDAC*, 2020.
- [5] C. K. Cheng and **U. Mallappa**, “GRA-LPO: Graph Convolution Based Leakage PowerOptimization“, *Proc. ASP-DAC*, 2021.

OTHER ACTIVITIES

UCSD ECE department fellowship, Sep. 2017 - June 2018.

Panel Coordinator for annual technical festival of BITS

General Secretary for physics society of BITS

Professional Assistant for the Course: Artificial Neural Networks, BITS

Teaching Assistant for a graduate course & two under-graduate courses at UCSD