# CBCS SCHEME

USN

17CS32

# Third Semester B.E. Degree Examination, Dec.2018/Jan.2019 Analog and Digital Electronics


Time: 3 hrs. Max. Marks: 100

Note: Answer any FIVE full questions, choosing ONE full question from each module.

## Module-1

- Explain construction and working principle of operations of n-channel D-MOSFET along with its drain and trans-conductance characteristics.
  - b. Write the difference between JEFT's and MOSFET's. (05 Marks)
  - c. For a given self-bias configuration in Fig.Q.1(c), determine i)  $I_{d_a}$  and  $V_{geo}$  ii)  $V_{ds}$  and  $V_D$ .

    (05 Marks)



# OR

- 2 a. List of differences between ideal and practical op-amp amplifier. (06 Marks)
  - b. With a neat diagram and waveform explain astable multivibrator using 555 timers. (07 Marks)
  - c. With neat diagram and waveform explain the working of relaxation oscillation oscillator.
    (07 Marks)

## Module-2

- 3 a. Explain positive and negative logic. List the equivalence between them. (08 Marks)
  - b. Find the minimal SOP form for the given min-terns using K-map.
    - $F(A, B, C, D) = \sum m(4, 5, 6) + d(10, 12, 13, 14, 15).$
  - c. Find the minimal POS form for the given MAX-TERM using K-map.
  - $f(a, b, c, d) = \pi M(5, 7, 8, 9, 12) + d(0, 6, 10, 15).$  (06 Marks)

### OR


- 4 a. Using Quinc-Mo-Clusky method simplify the following Boolean equation.
  - $f(a, b, c, d) = \sum m(0, 1, 10, 11, 13, 15) + d(2, 3, 12, 14).$
  - Define Hazard. Explain different types of Hazards.
  - c. Write the VHDL code for the circuit shown in Fig.Q.4(c):

(10 Marks)

(06 Marks)

(06 Marks)

(04 Marks)



Important Note: 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.

2. Any revealing of identification, appeal to evaluator and /or equations written eg, 42+8 = 50, will be treated as malpractice.

# DOWNLOAD THIS FREE AT

# www.vturesource.com

17CS32

(06 Marks)

(06 Marks)

M	0	d	u	I	e	-3

- a. What is multiplexers? Design 8:1 multiplexer using 2:1 multiplexers. (08 Marks)
   b. Explain the purpose of using parity generators and checkers using suitable illustrations. (06 Marks)
  - c. What is magnitude comparator? Explain 1 bit magnitude comparator. (06 Marks)

#### OB

- 6 a. Design 7-segment decoder using PLA. (06 Marks)
  - b. With neat logic diagram and truth table, explain negative edge triggered J-K flip-flop.
     (06 Marks)
  - c. What is an Adder? Explain with truth table the half Adder, full Adder, half subtractor and full subtractor.

# Module-4

- With a neat logic diagram and truth table explain the working of J-K master slave flip-flop using NAND gates. (08 Marks)
  - b. Give characteristic table, characteristic equation and excitation table for S-R. D and J-K flip-flop.
     (08 Marks)
  - e. Write a VHDL code for D-flip-flop. (04 Marks)

#### OF

- 8 a. What is a register? With neat diagram explain 4-bit parallel-in-serial out shift register.
  - b. Explain with a neat diagram how a shift register can be applied for serial-addition.
    - (06 Marks)
  - c. Differentiate between synchronous and asynchronous counters. (06 Marks)

# Module-5

- 9 a. Define counter. Design a synchronous counter for the sequence.
  - $0 \rightarrow 3 \rightarrow 1 \rightarrow 2 \rightarrow 6 \rightarrow 7 \rightarrow 0 \rightarrow 3$  using J-K flip flop. (12 Marks)
  - b. Explain with neat diagram the working principle of Digital Clock. (08 Marks)

### OR

- 10 a. Explain the binary ladder with digital input of 1000.
  - Explain 2-bit simultaneous A/D converter. (08 Marks)
  - c. Explain the terms accuracy and resolution for D/A converters.

\* \* \* \* \*