

EEDG/CE 6303: Testing and Testable Design (Spring'2024)

Department of Electrical & Computer Engineering

The University of Texas at Dallas

Instructor: Mehrdad Nourani (nourani@utdallas.edu)

Cover Page for All Submissions

(Assignment, Project, Codes/Simulations/CAD, Examinations, etc.)

Last Name (as shown in the official UT Dallas Student ID Card): _____ Bandaru

First Name: _____ Uday Teja

Submission Materials for (e.g. Homework #, Project #): _____ Homework 2

Statement of Academic Honesty

I certify that:

- i. the attached report (for assignment, project, codes/simulations/CAD, examinations, etc.) is my own work, based on my personal study and/or research,
- ii. I have acknowledged/cited all material and sources used in its preparation, whether they be books, articles, reports, lecture notes, and any other kind of document, electronic or personal communication,
- iii. I have not used **generative AI (e.g. ChatGPT or similar tools)** in preparing this report,
- iv. this report has not previously been submitted for assessment in EEDG/CE 6303 or any other course at UT Dallas or elsewhere,
- v. I have not copied in part or whole or otherwise plagiarized the work of other students and/or persons, and
- vi. I have read and understood the Department and University policies on scholastic dishonesty as outlined in: <http://www.utdallas.edu/deanofstudents/dishonesty/>.

Name: _____ Uday Teja Bandaru

Date: _____ 02/15/2024

Uday Teja Bandaru


Signature: _____

TTD Assignment 2

Udayteja Bandaru

UTB220000 .


(1) a) Circuit 3.23



$$\text{Collapse Ratio} = \frac{\text{remaining}}{\text{total}} = 83\%$$


Collapsed faults \rightarrow	$X_1 S_{A0}$	$C_2 S_{A0}$	$C_4 S_{A1}$
	$X_1 S_{A1}$	$C_2 S_{A1}$	$C_6 S_{A0}$
	$X_2 S_{A0}$	$C_3 S_{A0}$	$C_6 S_{A1}$
	$X_2 S_{A1}$	$C_3 S_{A1}$	$Z S_{A0}$
	$C_1 S_{A0}$	$C_4 S_{A0}$	$Z S_{A1}$

Iteration : $\alpha_1, s\alpha_1$




Pattern $(0 \ 1)$

critical path




Faults = $\left\{ n_1 s_{a1}, \bar{n}_1 s_{a1}, c_3 s_{a0}, c_2 s_{a1}, c_6 s_{a0}, c_5 s_{a0}, c_4 s_{a0} \right\}$
 for pattern $\{0, 1\}$
 Rest = $n_2 s_{a1}, c_1 s_{a0}, c_4 s_{a1}, c_5 s_{a1}$

Iteration 2 $\rightarrow n_1 s_{a0}$.




Test pattern $(1, 1) \rightarrow$ critical path is




Faults for Pattern 1, 1

= $n_1^{sa0}, n_2^{sa0}, c_1^{sa0}, c_2^{sa0},$
 $c_3^{sa0}, c_4^{sa1}, c_5^{sa0}, c_6^{sa1}, z^{sa0}$

Remaining = $n_1^{sa1}, n_2^{sa}, c_1^{sa0}, c_2^{sa1},$
 $c_3^{sa0}, c_4^{sa1}, c_5^{sa1}, c_6^{sa0},$
 $\neq sa1$






$$\text{Faults} = \begin{matrix} n_1 s_{a0} & n_2 s_{a1} & c_1 s_{a0} & c_2 s_{a0} \\ c_4 s_{a1} & c_6 s_{a0} & c_5 s_{a0} & \rightarrow s_{a1} \end{matrix}$$


$$\text{Rest} = c_3 s_{a1}$$


Iteration - 4 $c_3 s_{a1}$



$$\text{Pattern} = 0, 0$$

critical path





Detected

$$= \overline{Z} S_{A1}, \quad C_6 S_{A1}, \quad C_5 S_{A1}, \\ C_u S_{A1}, \quad C_3 S_{A1}, \quad C_1 S_{A1},$$


Rest = null

fault coverage = 100%.

Circuit 3.34

1'b

Apply checkpoint



$$\text{Faults} = 18$$


Detected faults = 8

$$\text{Collapse Ratio} = 8/18 = 45\%.$$


Rest of the faults \Rightarrow

$$\left. \begin{array}{c} n_1 s_{a1} \\ c_1 s_{a0} \\ c_2 s_{a0} \\ c_2 s_{a1} \\ c_3 s_{a1} \end{array} \right\} n_2 s_{a0} \quad n_2 s_{a1}$$

Iteration - 1 for $n_2 s_{a1}$




critical Path tracing



Faults = $n_2 s_{a0}, c_5 s_{a0}, n_3 s_{a0}$
 $c_1 s_{a0}, c_2 s_{a1}, n_2 s_{a1}$


$$Rest = c_1 s_{q0} \quad c_1 s_{q1} \quad n_3 s_{q1}$$

Iteration-2 $n_1 s_{q1}$



pattern $(0, 1, 1)$


critical Path tracing.




Faults - $z s_{q1}$, $c_5 s_{q1}$, $c_3 s_{q1}$, $n_2 s_{q0}$
 $c_2 s_{q0}$, $c_4 s_{q1}$, $n_1 s_{q1}$
 $-n_1 s_{q1}$, $n_1 s_{q1}$

$$\text{Rest} = c_1 \text{sa}_0 \quad \dots \\ c_2 \text{sa}_1 \quad n_3 \text{sa}_1$$

Iteration - 3 $n_3 \text{sa}_1$



Critical Path tracing




$$f_{\text{faults}} = \begin{pmatrix} \cancel{n_3 \text{sa}_1} & c_5 \text{sa}_1 & n_3 \text{sa}_1 \\ c_4 \text{sa}_1 & \cancel{c_1 \text{sa}_1} & \cancel{n_2 \text{sa}_1} \end{pmatrix}$$


$$D_{..L} = c_1 \text{sa}_0$$

$c_1 \text{ Sa } 0$

Iteration - 4 $c_1 \text{ Sa } 0$



critical path




Pattern = $\begin{matrix} \text{Z Sa } 0 & c_4 \text{ Sa } 0 & n_1 \text{ Sa } 0 & c_1 \text{ Sa } 0 \\ n_2 \text{ Sa } 0 & \end{matrix}$

Rest Patterns = null.

$\cap \text{ null} = 100\%$

Fault cover)

Circuit 3.37.




$$\text{Faults} = 30 \\ \text{undetected} = 4 \Rightarrow \text{Ratio} = 14/30 = 46.6$$

$$\text{faults} = \begin{matrix} n_1 s_{a1} & n_2 s_{a1} & n_3 s_{a0} & n_3 s_{a1} \\ c_1 s_{a0} & c_1 s_{a1} & c_2 s_{a0} & c_2 s_{a1} \\ n_3 s_{a0} & c_6 s_{a0} & c_6 s_{a1} & c_7 s_{a0} \\ c_7 s_{a1} & & & \end{matrix}$$


Iteration 1 $n_2 s_{a1}$

N1

D1




Pattern $(1, 0111)$
critical path




faults = $n_1 s_{a1}$ $c_8 s_{a1}$ $c_6 s_{a1}$, $c_5 s_{a1}$ $c_3 s_{a1}$, $n_2 s_{a1}$

Rest = $n_3 s_{a0}$ $n_3 s_{a1}$ $c_1 s_{a0}$ $c_1 s_{a1}$ $c_2 s_{a0}$ $c_2 s_{a1}$
 $n_4 s_{a0}$ $n_3 s_{a0}$ $c_6 s_{a0}$ $c_7 s_{a0}$ $c_7 s_{a1}$

Iteration 2 $n_1 s_{a1}$



Pattern = 01111




Faults = $\neg s_{n1}$, $c_8 s_{n1}$, $n_1 s_{n1}$

Rest = $n_2 s_{n1}$, $n_3 s_{n1}$, $n_4 s_{n1}$, $c_1 s_{n0}$, $c_1 s_{n1}$,


$c_2 s_{n0}$, $c_2 s_{n1}$, $n_5 s_{n0}$, $n_3 s_{n0}$

$c_6 s_{n0}$, $c_6 s_{n1}$, $c_7 s_{n0}$, $c_7 s_{n1}$

Iteration - 3 $n_3 S_{a1}$



Pattern = 11011



Faults = $n_3 S_{a1}$ $c_1 S_{a1}$ $c_3 S_{a1}$ $c_5 S_{a1}$
 $n_3 \bar{S}_{a1}$ $\bar{c}_2 S_{a1}$


$C_6 SA_1$

-8-

$$Rest = C_2 SA_0 \quad C_2 SA_1 \quad n_4 SA_0 \quad n_5 SA_0$$


$$C_7 SA_0 \quad C_7 SA_1$$

Iteration - 4 $n_3 SA_0$



Pattern = 11111

critical part




... $n_{2n} SA_0$


faults = ΣS_{a_0} $c_0 S_{a_0}$ $c_8 S_{a_0}$ $c_6 \dots$
 $c_3 S_{a_0}$ $c_1 S_{a_0}$ $n_1 S_{a_0}$ $n_3 S_{a_0}$ $\frac{1}{2} S_{a_0}$

Rest = $n_3 S_{a_1}$, $c_1 S_{a_1}$, $c_2 S_{a_0}$, $c_2 S_{a_1}$
 $n_u S_{a_0}$, $c_7 S_{a_0}$, $c_7 S_{a_1}$

Iteration - 5 $c_2 S_{a_0}$




Pattern 11100



$$\begin{aligned}
 \text{faults} = & \quad \Sigma_{\text{SAO}} \quad c_8 \text{SAO} \quad c_9 \text{SAO} \quad c_6 \text{SAO} \\
 & c_7 \text{SAO} \quad c_5 \text{SAO} \quad n_1 \text{SAO} \quad c_3 \text{SAO} \quad c_{10} \text{SAO} \\
 & n_2 \text{SAO} \quad c_1 \text{SAO} \quad c_2 \text{SAO} \quad n_3 \text{SAO} \\
 \text{Rest} = & \quad c_2 \text{SAI}, \quad n_4 \text{SAO} \quad n_5 \text{SAO} \quad c_7 \text{SAI}
 \end{aligned}$$


Iteration-6 $c_7 \text{SAI}$



* D-algorithm cannot be applied, no patterns

Iteration-7 = $c_2 \text{SAI}$

N1



* D algorithm cannot be applied, no patterns.

* for rest of the faults D-algo, not applicable,
→ All faults are covered, so fault coverage
is 100 %.

Question 2

Circuit 3.23- block, waveform, build, drc, atpg, faults and patterns

```
module circuit3_23(x1,x2,z);
```

```
input x1, x2;
```

```
output z;
```


```
wire c1,c2;
```

```
or g1(c1,x1,x2);
```


```
xor g2(c2,x1,x2);
```

```
xor g3(z,c1,c2);
```

```
endmodule
```



Note: To revert to EPWave opening in a new browser window, set that option on your user page.



```
BUILD-T> run_build_model circuit3_23
-----
Begin build model for topcut = circuit3_23 ...
-----
There were 0 primitives and 0 faultable pins removed during model optimizations
End build model: #primitives=6, CPU_time=0.00 sec, Memory=0MB
-----
Begin learning analyses...
End learning analyses, total learning CPU time=0.00 sec.
-----
DRC-T> run_drc
-----
Begin scan design rules checking...
-----
Begin simulating test protocol procedures...
Test protocol simulation completed, CPU time=0.00 sec.
-----
Begin scan chain operation checking...
Scan chain operation checking completed, CPU time=0.00 sec.
-----
Begin nonscan rules checking...
Nonscan cell summary: #DFF=0 #DLAT=0 #RAM_outs=0 tla_usage_type=none
Nonscan rules checking completed, CPU time=0.00 sec.
-----
Begin DRC dependent learning...
Fast-sequential depth results: control=0(0), observe=0(0), detect=0(0), CPU time=0.00 sec
DRC dependent learning completed, CPU time=0.00 sec.
-----
DRC Summary Report
-----
No violations occurred during DRC process.
Design rules checking was successful, total CPU time=0.00 sec.
```

fault class	code	#faults
Detected	DT	16
Possibly detected	PT	0
Undetectable	UD	0
ATPG untestable	AU	0
Not detected	ND	0

total faults	16
test coverage	100.00%

Pattern Summary Report

#internal patterns	4
#basic_scan patterns	4

TEST-T> report_faults -all -verbose
 TEST-T> report_patterns -all -internal
 TEST-T>

TEST-T> remove_faults -all
 0 faults were removed from the fault list.
 TEST-T> add_faults -all
 16 faults were added to fault list.
 TEST-T> run_atpg -ndetects 1
 ATPG performed for stuck fault model using internal pattern source.

#patterns	#faults	#ATPG faults	test	process
stored	detect/active	red/au/abort	coverage	CPU time
4	16	0	0/0/0	100.00% 0.00

Collapsed Stuck Fault Summary Report

fault class	code	#faults
Detected	DT	16
Possibly detected	PT	0
Undetectable	UD	0
ATPG untestable	AU	0
Not detected	ND	0

Activities TetraMAX - Synopsys Inc. ▾

Report Patterns

```
Pattern 0 (basic_scan)
Time 0: force_all_pis =    11
Time 1: measure_all_pos = 1
Pattern 1 (basic_scan)
Time 0: force_all_pis =    01
Time 1: measure_all_pos = 0
Pattern 2 (basic_scan)
Time 0: force_all_pis =    10
Time 1: measure_all_pos = 0
Pattern 3 (basic_scan)
Time 0: force_all_pis =    00
Time 1: measure_all_pos = 0
```

NoMachine - uday

Activities TetraMAX - Synopsys Inc. ▾

Thu 15:44

Report Faults

```
sa0  DS   x1  (_PI)   ( 1: 0/0/0, SCOAP=1/1/2 0/0/0/0 )
sa1  DS   x1  (_PI)   ( 2: 0/1/0, SCOAP=1/1/2 0/0/0/0 )
sa0  DS   x2  (_PI)   ( 3: 1/0/0, SCOAP=1/1/2 0/0/0/0 )
sa1  DS   x2  (_PI)   ( 4: 1/1/0, SCOAP=1/1/2 0/0/0/0 )
sa0  DS   GTECH_OR20/Z (GTECH_OR2)   ( 5: 2/0/0, SCOAP=2/1/2 0/0/0/0 )
sa1  DS   GTECH_OR20/Z (GTECH_OR2)   ( 6: 2/1/0, SCOAP=2/1/2 0/0/0/0 )
sa0  DS   GTECH_OR20/A (GTECH_OR2)   ( 7: 2/0/1, SCOAP=2/1/2 0/0/0/0 )
sa0  DS   GTECH_OR20/B (GTECH_OR2)   ( 8: 2/0/2, SCOAP=2/1/2 0/0/0/0 )
sa0  DS   GTECH_XOR21/Z (GTECH_XOR2)   ( 9: 3/0/0, SCOAP=2/2/1 0/0/0/0 )
sa1  DS   GTECH_XOR21/Z (GTECH_XOR2)   ( 10: 3/1/0, SCOAP=2/2/1 0/0/0/0 )
sa0  DS   GTECH_XOR21/A (GTECH_XOR2)   ( 11: 3/0/1, SCOAP=2/2/1 0/0/0/0 )
sa1  DS   GTECH_XOR21/A (GTECH_XOR2)   ( 12: 3/1/1, SCOAP=2/2/1 0/0/0/0 )
sa0  DS   GTECH_XOR21/B (GTECH_XOR2)   ( 13: 3/0/2, SCOAP=2/2/1 0/0/0/0 )
sa1  DS   GTECH_XOR21/B (GTECH_XOR2)   ( 14: 3/1/2, SCOAP=2/2/1 0/0/0/0 )
sa0  DS   z   (_PO)   ( 15: 5/0/0, SCOAP=3/4/0 0/0/0/0 )
sa1  DS   z   (_PO)   ( 16: 5/1/0, SCOAP=3/4/0 0/0/0/0 )
```

Circuit 3.34

Circuit 3.23- block, waveform, build, drc, atpg, faults and patterns

```
module Q2_3_34(x1,x2,x3,z);
```

```
input x1, x2,x3;
```

```
output z;
```

```
wire c1,c2,c3;
```


```
and g1(c1,x1,x2);
```

```
not g2(c2,x2);
```

```
and g3(c3,x3,c2);
```

```
or g4(z,c1,c3);
```

```
endmodule
```



```

DRC-T> run_drc
-----
Begin scan design rules checking...
-----
Begin simulating test protocol procedures...
Test protocol simulation completed, CPU time=0.00 sec.
-----
Begin scan chain operation checking...
Scan chain operation checking completed, CPU time=0.00 sec.
-----
Begin nonscan rules checking...
Nonscan cell summary: #DFF=0  #DLAT=0  #RAM_outs=0  tla_usage_type=none
Nonscan rules checking completed, CPU time=0.00 sec.
-----
Begin DRC dependent learning...
Fast-sequential depth results: control=0(0), observe=0(0), detect=0(0), CPU time=0.00 sec
DRC dependent learning completed, CPU time=0.00 sec.
-----
DRC Summary Report
-----
No violations occurred during DRC process.
Design rules checking was successful, total CPU time=0.00 sec.
-----
BUILD-T> read_netlist /home/013/u/ut/utb220000/Spring24/TTD/WORK/c2_3.34.v
Begin reading netlist ( /home/013/u/ut/utb220000/Spring24/TTD/WORK/c2_3.34.v )...
Warning: Rule N5 (redefined module) was violated 1 times.

End parsing Verilog file /home/013/u/ut/utb220000/Spring24/TTD/WORK/c2_3.34.v with 0 errors.
End reading netlist: #modules=0, top=Q2_3_34, #lines=11, CPU_time=0.00 sec, Memory=0MB
BUILD-T> run_build_model Q2_3_34
-----
Begin build model for topcut = Q2_3_34 ...
-----
There were 0 primitives and 0 faultable pins removed during model optimizations
End build model: #primitives=0, CPU_time=0.00 sec, Memory=0MB
-----
Begin learning analyses...
End learning analyses, total learning CPU time=0.00 sec.
-----
10 faults were added to fault list.
TEST-T> run_atpg -ndetects 1
ATPG performed for stuck fault model using internal pattern source.
-----
#patterns      #faults      #ATPG faults  test      process
stored        detect/active  red/au/abort  coverage   CPU time
-----  -----  -----
Begin deterministic ATPG: #collapsed_faults=10, abort_limit=10...
4            10          0/0/0     100.00%    0.00

      Collapsed Stuck Fault Summary Report
-----
fault class           code  #faults
-----  -----  -----
Detected              DT      10
Possibly detected     PT      0
Undetectable          UD      0
ATPG untestable       AU      0
Not detected          ND      0
-----
total faults          10
test coverage         100.00%
-----
Pattern Summary Report

```

NoMachine - uday Activities TetraMAX - Synopsys Inc. Thu 16:06

Report Faults

```

sa0  DS  GTECH_AND20/Z   (GTECH_AND2)   ( 1: 3/0/0, SCOAP=1/2/1 0/0/0/0 )
sa1  DS  x1  (_PI)     ( 2: 0/1/0, SCOAP=1/1/2 0/0/0/0 )
sa0  DS  GTECH_AND22/Z   (GTECH_AND2)   ( 3: 5/0/0, SCOAP=1/2/1 0/0/0/0 )
sa1  DS  x3  (_PI)     ( 4: 2/1/0, SCOAP=1/1/2 0/0/0/0 )
sa1  DS  z   (_PO)     ( 5: 7/1/0, SCOAP=2/2/0 0/0/0/0 )
sa1  DS  GTECH_AND20/B   (GTECH_AND2)   ( 6: 3/1/2, SCOAP=1/2/1 0/0/0/0 )
sa1  DS  GTECH_NOT1/Z   (GTECH_NOT)    ( 7: 4/1/0, SCOAP=1/1/2 0/0/0/0 )
sa0  DS  z   (_PO)     ( 8: 7/0/0, SCOAP=2/2/0 0/0/0/0 )
sa0  DS  x2  (_PI)     ( 9: 1/0/0, SCOAP=1/1/2 0/0/0/0 )
sa1  DS  x2  (_PI)     ( 10: 1/1/0, SCOAP=1/1/2 0/0/0/0 )

```

Collapsed Stuck Fault Summary Report

fault class	code	#faults
Detected	DT	10
Possibly detected	PT	0
Undetectable	UD	0
ATPG untestable	AU	0
Not detected	ND	0

total faults	10
test coverage	100.00%

Pattern Summary Report

#internal patterns	4
#basic_scan patterns	4

TEST-T>

Report Patterns

```
Pattern 0 (basic_scan)
Time 0: force_all_pis = 110
Time 1: measure_all_pos = 1
Pattern 1 (basic_scan)
Time 0: force_all_pis = 011
Time 1: measure_all_pos = 0
Pattern 2 (basic_scan)
Time 0: force_all_pis = 100
Time 1: measure_all_pos = 0
Pattern 3 (basic_scan)
Time 0: force_all_pis = 101
Time 1: measure_all_pos = 1
```

Circuit 3.37

Circuit 3.23- block, waveform, build, drc, atpg, faults and patterns

```
module Q3_3_37(x1,x2,x3,x4,x5,z);
```

```
input x1,x2,x3,x4,x5;
```

```
output z;
```

```
wire c1,c2,c3,c4,c5;
```

```
and g1(c1,x2,x3);
```

```
or g2(c2,x3,x4);
```


```
and g3(c3,c1,c2);
```

```
and g4(c4,x1,c3);
```

```
or g5(c5,x5,c3);
```

```
and g6(z,c4,c5);
```

```
endmodule
```



```

DRC-T> run_drc
-----
Begin scan design rules checking...
-----
Begin simulating test protocol procedures...
Test protocol simulation completed, CPU time=0.00 sec.
-----
Begin scan chain operation checking...
Scan chain operation checking completed, CPU time=0.00 sec.
-----
Begin nonscan rules checking...
Nonscan cell summary: #dff=0 #dlat=0 #ram_outs=0 tla_usage_type=none
Nonscan rules checking completed, CPU time=0.00 sec.
-----
Begin DRC dependent learning...
Fast-sequential depth results: control=0(0), observe=0(0), detect=0(0), CPU time=0.00 sec
DRC dependent learning completed, CPU time=0.00 sec.
-----
DRC Summary Report
-----
No violations occurred during DRC process.
Design rules checking was successful, total CPU time=0.00 sec.
-----

TEST-T>
End parsing Verilog file /home/013/u/ut/utb220000/Spring24/TTD/WORK/c3_3_37.v with 0 errors.
End reading netlist: #modules=0, top=Q3_3_37, #lines=13, CPU_time=0.00 sec, Memory=0MB
BUILD-T> run_build_model Q3_3_37
-----
Begin build model for topcut = Q3_3_37 ...
There were 0 primitives and 0 faultable pins removed during model optimizations
End build model: #primitives=12, CPU_time=0.00 sec, Memory=0MB
-----
Begin learning analyses...
End learning analyses, total learning CPU time=0.00 sec.
-----

TEST-T> add_faults -all
18 faults were added to fault list.
TEST-T> run_atpg -ndetects 1
ATPG performed for stuck fault model using internal pattern source.

#patterns      #faults      #ATPG faults    test      process
stored        detect/active  red/au/abort   coverage   CPU time
-----  -----  -----
Begin deterministic ATPG: #collapsed_faults=18, abort_limit=10...
6           14          0            4/0/0    100.00%     0.00

      Collapsed Stuck Fault Summary Report
-----
fault class          code  #faults
-----  -----  -----
Detected             DT      14
Possibly detected    PT      0
Undetectable         UD      4
ATPG untestable     AU      0
Not detected         ND      0
-----
total faults          18
test coverage        100.00%
-----
```

NoMachine - uday

Activities TetraMAX - Synopsys Inc. ▾ Thu 16:39

Report Faults

```

sal  DS  x1  (_PI)  ( 2: 0/1/0, SCOAP=1/1/4 0/0/0/0 )
sal  DS  GTECH_AND23/Z  (GTECH_AND2)  ( 3: 8/1/0, SCOAP=1/4/1 0/0/0/0 )
sal  DS  GTECH_AND23/B  (GTECH_AND2)  ( 4: 8/1/2, SCOAP=1/4/1 0/0/0/0 )
sa0  DS  GTECH_OR24/B  (GTECH_OR2)  ( 5: 9/0/2, SCOAP=2/1/4 0/0/0/0 )
sal  DS  z  (_PO)  ( 6: 11/1/0, SCOAP=1/5/0 0/0/0/0 )
sa0  DS  z  (_PO)  ( 7: 11/0/0, SCOAP=1/5/0 0/0/0/0 )
sa0  UR  x5  (_PI)  ( 8: 4/0/0, SCOAP=1/1/5 0/0/0/0 )
sal  UR  GTECH_OR21/Z  (GTECH_OR2)  ( 9: 6/1/0, SCOAP=2/1/4 0/0/0/0 )
sal  DS  x2  (_PI)  ( 10: 1/1/0, SCOAP=1/1/4 0/0/0/0 )
sal  DS  GTECH_AND20/Z  (GTECH_AND2)  ( 11: 5/1/0, SCOAP=1/2/3 0/0/0/0 )
sal  DS  GTECH_AND20/B  (GTECH_AND2)  ( 12: 5/1/2, SCOAP=1/2/3 0/0/0/0 )
sa0  DS  GTECH_OR21/A  (GTECH_OR2)  ( 13: 6/0/1, SCOAP=2/1/4 0/0/0/0 )
sal  DS  GTECH_AND22/Z  (GTECH_AND2)  ( 14: 7/1/0, SCOAP=1/3/2 0/0/0/0 )
sa0  DS  GTECH_AND22/Z  (GTECH_AND2)  ( 15: 7/0/0, SCOAP=1/3/2 0/0/0/0 )
sa0  UR  x4  (_PI)  ( 16: 3/0/0, SCOAP=1/1/5 0/0/0/0 )
sa0  DS  x3  (_PI)  ( 17: 2/0/0, SCOAP=1/1/4 0/0/0/0 )
sal  DS  x3  (_PI)  ( 18: 2/1/0, SCOAP=1/1/4 0/0/0/0 )

```

Collapsed stuck fault summary report

fault class	code	#faults
Detected	DT	14
Possibly detected	PT	0
Undetectable	UD	4
ATPG untestable	AU	0
Not detected	ND	0

total faults 18
test coverage 100.00%

Pattern Summary Report

#internal patterns	6
#basic_scan patterns	6

TEST-T>

NoMachine - uday

Activities TetraMAX - Synopsys Inc. ▾ Thu 16:40


Report Patterns

```

Time 0: force_all_pis = 11101
Time 1: measure_all_pos = 1
Pattern 1 (basic_scan)
Time 0: force_all_pis = 01100
Time 1: measure_all_pos = 0
Pattern 2 (basic_scan)
Time 0: force_all_pis = 11110
Time 1: measure_all_pos = 1
Pattern 3 (basic_scan)
Time 0: force_all_pis = 10011
Time 1: measure_all_pos = 0
Pattern 4 (basic_scan)
Time 0: force_all_pis = 10111
Time 1: measure_all_pos = 0
Pattern 5 (basic_scan)
Time 0: force_all_pis = 11011
Time 1: measure_all_pos = 0


```

Question - 3



faults = $n_1 s_{a1}$ $n_2 s_{a0}$ $n_2 s_{a1}$ $n_3 s_{a0}$ $n_3 s_{a1}$
 $n_4 s_{a0}$ $n_4 s_{a1}$ $n_3 s_{a1}$ $c_1 s_{a1}$ $c_2 s_{a0}$
 $c_6 s_{a0}$ $c_6 s_{a1}$ $c_7 s_{a0}$ $c_7 s_{a1}$

critical Path



$$f_{\text{fault}} = c_6^{\text{sa}} \mid c_1^{\text{sa}} \mid n_3^{\text{sa}} \mid$$