

DSDL

Week 7

Udeet Mittal

CSE C3

Roll Number 64

1.Design and simulate the following counters

a)4 bit synchronous up counter

```
module tflipflop(T,clock,Q);
```

```
input T,clock;
```

```
output Q;
```

```
reg Q;
```

```
always @(posedge clock)
```

```
if(T)
```

```
Q<=~Q;
```

```
endmodule
```

```
module sync_4bitup(m,clk,En);
```

```
input En;
```

```
input clk;
```

```
output [3:0]m;
```


```
tflipflop stage1(En,clk,m[0]);
```

```
tflipflop stage2(En & m[0],clk,m[1]);
```

```
tflipflop stage3(En & m[1] & m[0],clk,m[2]);
```

```
tflipflop stage4(En & m[2] & m[1] & m[0],clk,m[3]);
```

```
endmodule
```



b) 3 bit synchronous up/down counter with a control input $up/down$. If $up/down = 1$, then the circuit should behave as an up counter. If $up/down = 0$, then the circuit should behave as a down counter.

```
module tflipflop(T, clock, Q);
```

```
input T, clock;
```

```
output Q;
```

```
reg Q;
```

```
always @(posedge clock)
```

```
if(T)
```

```
Q<=~Q;
```

```
endmodule
```

```
module sync_3bitupdown(clk, UD, Q);
```

```
input UD;
```

```
input clk;
```

```
output [2:0]Q;
```

```
wire control;
```

```
tflipflop stage1(1, clk, Q[0]);
```

```
tflipflop stage2((UD & Q[0]) | (~UD & ~Q[0]), clk, Q[1]);
```

```
tflipflop stage3((UD & Q[0] & Q[1]) | (~UD & ~Q[0] & ~Q[1]), clk, Q[2]);
```

```
endmodule
```

