

Chapter - 1

Ques 1 :-

Given,

(C)

$C/W_x = 20$ $D_x = 10 \text{ cm}$ $R_x = \frac{10}{2} \text{ cm}$ $D/W_x = 89$ $\text{Def}/A_x = 0.023 \text{ defects/cm}^2$	$C/W_y = 15$ $D_y = 20 \text{ cm}$ $R_y = \frac{20}{2} \text{ cm}$ $D/W_y = 100$ $\text{Def}/A_y = 0.031 \text{ defects/cm}^2$
---	--

$$\begin{aligned}
 \text{Yield}_x &= \frac{1}{\left(1 + (\text{Defects per area} \times \frac{\text{Die Area}}{2})\right)^2} \\
 &= \frac{1}{\left(1 + (0.023 \times \frac{\text{Die Area}}{2})\right)^2} \\
 &= \frac{1}{\left(1 + (0.023 \times \frac{3.1857}{2})\right)^2} \\
 &\approx 0.93
 \end{aligned}$$

$$\begin{aligned}
 D/W &= \frac{\text{Wafer Area}}{\text{Die Area}} \\
 \text{Die Area} &= \frac{\text{Wafer Area}}{D/W} \\
 &= \frac{\pi \times \left(\frac{10}{2}\right)^2}{89} \\
 &= 3.1857
 \end{aligned}$$

$$\begin{aligned}
 \text{Yield}_y &= \frac{1}{\left(1 + (\text{Defects per area} \times \frac{\text{Die Area}}{2})\right)^2} \\
 &= \frac{1}{\left(1 + (0.031 \times \frac{\text{Die Area}}{2})\right)^2} \\
 &= \frac{1}{\left(1 + (0.031 \times \frac{3.1416}{2})\right)^2} \\
 &\approx 0.91
 \end{aligned}$$

$$\begin{aligned}
 D/W &= \frac{\text{Wafer Area}}{\text{Die Area}} \\
 \text{Die Area} &= \frac{\text{Wafer Area}}{D/W} \\
 &= \frac{\pi \times \left(\frac{20}{2}\right)^2}{100} \\
 &= 3.1416
 \end{aligned}$$

$$\begin{aligned}
 d) \quad C/D_x &= \frac{\text{Cost per wafer}}{\text{Dies per wafer} \times \text{Yield}} \\
 &= \frac{20}{89 \times 0.93} \\
 &= 0.24
 \end{aligned}$$

$$\begin{aligned}
 C/D_y &= \frac{\text{Cost per wafer}}{\text{Dies per wafer} \times \text{Yield}} \\
 &= \frac{15}{100 \times 0.91} \\
 &= 0.16
 \end{aligned}$$

Ques 2:

	A	B	C	D
CPI _{PS}	2	2	3	6
CPI _{XB}	5	4	2	1
IC	$1 \times 10^6 \times 3 = 3 \times 10^5$	$1 \times 10^6 \times 5 = 5 \times 10^5$	$1 \times 10^6 \times 1 = 1 \times 10^5$	$1 \times 10^6 \times 1 = 1 \times 10^5$

$$\text{Rate}_{PS} = 2.7 \text{ GHz} = 2.7 \times 10^9 \text{ Hz}$$

$$\text{Rate}_{XB} = 3 \text{ GHz} = 3 \times 10^9 \text{ Hz}$$

$$\text{Instruction Count} = 1 \times 10^6$$

a) For Play Station,

$$\begin{aligned} \text{Clock Cycles} &= (2 \times 3 \times 10^5 + 2 \times 5 \times 10^5 + 3 \times 1 \times 10^5 + 6 \times 1 \times 10^5 \\ &= 9 \times 10^6 \end{aligned}$$

$$\begin{aligned} \text{Avg. CPI} &= \frac{9 \times 10^6}{1 \times 10^6} \\ &= 9 \end{aligned}$$

For XB BOX,

$$\begin{aligned} \text{Clock Cycles} &= (5 \times 3 \times 10^5 + 4 \times 5 \times 10^5 + 2 \times 1 \times 10^5 + 1 \times 1 \times 10^5 \\ &= 3.80 \times 10^6 \end{aligned}$$

$$\begin{aligned} \text{Avg. CPI} &= \frac{3.80 \times 10^6}{1 \times 10^6} \\ &= 3.8 \end{aligned}$$

$$\begin{aligned} \text{So, Difference} &= (9 - 3.8) \\ &= 0.2 \end{aligned}$$

$$\begin{aligned} b) \text{Ex time}_{PS} &= \frac{\text{Instruction Count} \times \text{CPI}}{\text{Rate}} \\ &= \frac{10^6 \times 9}{2.7 \times 10^9} \\ &= 0.00148 \text{ s} \end{aligned}$$

$$\begin{aligned} \text{Ex time}_{PS} &= \frac{\text{Instruction Count} \times \text{CPI}}{\text{Rate}} \\ &= \frac{10^6 \times 3.8}{3 \times 10^9} \\ &= 0.00126 \text{ s} \end{aligned}$$

$$\begin{aligned} \text{Difference} &= (0.00148 - 0.00126) \\ &= 0.22 \end{aligned}$$

Execution time of a Reference processor

Reference time is provided by SPEC

Measured time is the Execution time of a given

$$\begin{aligned} c) \text{Spec Ratio} &= \frac{\text{Reference Time}}{\text{Measured Time}} \\ &= \frac{120}{\text{Instruction Count} \times \text{CPI} \times \text{C.e.T}} \\ &= \frac{120 \times 10^{-3}}{10^6 \times 9 \times \frac{1}{2.7 \times 10^9}} \\ &= 81 \end{aligned}$$

Ques - 3

Processor	CPI	Rate
P1	1.5	3 GHz
P2	1.0	2.5 GHz
P3	2.2	4 GHz

Instruction Count = \times
[Same for all Processors]

a) Performance (IPS) = $\frac{\text{Clock Rate}}{\text{CPI}}$

$$P_{P1} = \frac{3 \times 10^9}{1.5} = 2 \times 10^9$$

$$P_{P2} = \frac{2.5 \times 10^9}{1} = 2.5 \times 10^9 \Rightarrow \text{highest perf.}$$

$$P_{P3} = \frac{4 \times 10^9}{2.2} \approx 1.82 \times 10^9$$

b) CPU Time = 10s

$$\text{CPU Time} = \frac{\text{IC} \times \text{CPI}}{\text{Rate}} \quad \text{cycle}$$

$$C(P1) = 6 \times 3 \times 10^9$$

$$C(P2) = 6 \times 2.5 \times 10^9$$

$$C(P3) = 6 \times 4 \times 10^9$$

$$\Rightarrow IC_1 = \frac{\text{Cycle Count}(P1)}{\text{CPI}}$$

$$= \frac{6 \times 3 \times 10^9}{1.5}$$

$$= 1.2 \times 10^{10}$$

$$\Rightarrow IC_2 = \frac{\text{Cycle Count}(P2)}{\text{CPI}}$$

$$= \frac{6 \times 2.5 \times 10^9}{1.0}$$

$$= 1.5 \times 10^{10}$$

Rate = cycles completed per second

for P1,

$$3 \times 10^9 \text{ cycles} \rightarrow 1s$$

$$\therefore 1 \text{ s} \cdots \frac{1}{3 \times 10^9} \text{ s}$$

$$\therefore 1.5 \text{ s} \cdots \frac{1.5}{3 \times 10^9} \text{ s}$$

[1 ins = 1.5 cycle]

So,

$$1 \text{ ins. takes } \frac{1.5}{3 \times 10^9} \text{ s to complete}$$

$$\frac{1.5}{3 \times 10^9} \text{ s to complete} - 1 \text{ ins.}$$

$$\therefore 1 \text{ s} \cdots \frac{3 \times 10^9}{1.5} \text{ ins.}$$

$$\text{Performance (IPS)} = \frac{\text{Clock Rate}}{\text{CPI}}$$

$$\Rightarrow IC_3 = \frac{\text{Cycle Count}(P3)}{\text{CPI}}$$

$$= \frac{6 \times 4 \times 10^9}{2.2}$$

$$= 1.09 \times 10^{10}$$

c)

Processor	CPI	New CPI
P1	1.5	1.8
P2	1.0	1.2
P3	2.2	2.64

$$\text{CPU Time}_{\text{new}} = IO - (10 \times 3) \\ = 70$$

$$\text{CPU Time} = \frac{I \cdot C \times \text{CPI}}{\text{Freq.}}$$

$$\Rightarrow \text{Freq.} = \frac{I \cdot C \times \text{CPI}}{\text{CPU Time}}$$

$$F(P_1) = \frac{I \cdot C \times \text{CPI}}{\text{CPU Time}} = \frac{1.2 \times 10^{10} \times 1.8}{70} \cong 3.09 \text{ GHz}$$

$$F(P_2) = \frac{I \cdot C \times \text{CPI}}{\text{CPU Time}} = \frac{1.5 \times 10^{10} \times 1.2}{70} \cong 2.57 \text{ GHz}$$

$$F(P_3) = \frac{I \cdot C \times \text{CPI}}{\text{CPU Time}} = \frac{1.0 \times 10^{10} \times 2.64}{70} \cong 4.11 \text{ GHz}$$

Ques - 4 %

$$\text{CPU Time} = 250 \text{ s}$$

Add	Sub	Left-Shift
70 s	85 s	40 s

min.e. $\Rightarrow (250 - 105) = 55$

$$\text{a) } T_{\text{new}} = (70 \times 0.8) + 85 + 40 + 55 \\ = 236 \text{ s}$$

$$\text{time reduced} = (250 - 236) = 14 \text{ s} \\ = \frac{14}{250} \times 100\% \cong 5.6\%$$

$$\text{b) } T_{\text{new}} = (250 \times 0.8) = 200 \text{ s}$$

$$T_{\text{add}} + T_{\text{sub}} + T_{\text{min.e.}} = 70 + 85 + 55 = 210 \text{ s} > T_{\text{new.}}$$

No

Ques 5:

$$MIPS = \frac{\text{Clock Rate}}{\text{CPI} \times 10^6}$$

$$\text{MIPS}(P_1) = \frac{4 \times 10^9}{0.9 \times 10^6}$$

$$= 4.44 \times 10^3$$

$$\text{MIPS}(P_2) = \frac{3 \times 10^9}{0.75 \times 10^6}$$

$$= 4 \times 10^3$$

$$P(P_1) = \frac{4 \times 10^9}{5 \times 10^9 \times 0.9} = 0.889$$

$$P(P_2) = \frac{3 \times 10^9}{1 \times 10^9 \times 0.75} = 0.44$$

$$\text{Rate}(P_1) = 4 \text{ GHz} = 4 \times 10^9 \text{ Hz}$$

$$\text{CPI}(P_1) = 0.9$$

$$\text{Ins. Count} = 5 \times 10^9$$

$$\text{Rate}(P_2) = 3 \text{ GHz} = 3 \times 10^9 \text{ Hz}$$

$$\text{CPI}(P_2) = 0.75$$

$$\text{Ins. Count} = 1 \times 10^9$$

$\text{MIPS}(P_1) > \text{MIPS}(P_2)$

$\text{Perz.}(P_1) > \text{Perz.}(P_2)$

True

Ques - 6

$$\text{power} = I \cdot L \times V^2 \times F$$

$$\frac{P_{\text{new}}}{P_{\text{old}}} = \frac{I_{\text{old}} \times 0.85 F \times (V \times 0.813)^2 \times F \times 0.813}{I_{\text{old}} \times V^2 \times F}$$

$$= \frac{I_{\text{old}} \cancel{\times 0.85 F} \times \cancel{V^2} \times 0.813^2 \times \cancel{F \times 0.813}}{\cancel{I_{\text{old}} \times V^2 \times F}}$$

$$= 0.4605$$

about

The new processor uses almost Half (0.4605) power of the old processor.

Ques - 7




Figure 1: Represents 1 add instruction

Figure 2: Represents 1 sub instruction

Figure 1: Represents 1 add instruction

Figure 2: Represents 1 sub instruction

Program A is divided into two classes according to their **CPI** (Add and Sub).

The **instruction counts** are 21 and 3 respectively. Reference for **program A** is 1080ps.

Now, answer the following questions,

a) What is the Clock period? **Hint:** follow any of the figures

b) What is the frequency?
[1] $F_{req} = \frac{1}{100 \times 10^{-12}} = 10^{10} \text{ Hz} = 10 \times 10^9 \text{ Hz} = 10 \text{ GHz}$

c) What is the CPI for Add and Sub?

[2] $\frac{\text{Clock Cycle per ins.}}{2}$

d) What is the Avg. CPI?

[2] 2.875

e) Find out the execution time of the program?

[2]

f) Find the SPEC ratio?


[1]

g) If you want to improve the performance by 1.2 times, what improvement do you need to include in the program's add operation?

[2]

Program A		
Class	Add	Sub
CPI	3	2
IC	21	3

$$\frac{(21 \times 3) + (3 \times 2)}{24} = 2.875$$



$$\begin{aligned} \text{Clock cycle} &= \text{Ins/Prog} \times \text{CPI} \times \text{Clock Period} \\ &= 24 \times 2.875 \times 100 \times 10^{-12} \\ &= 6.9 \times 10^{-9} / 6900 \text{ ps} \end{aligned}$$

Ref. time

$$\text{Spec Ratio} = \frac{\text{CPU time}}{\text{Execution time}}$$

g)

$$\text{Time improved} = \frac{T_{affected}}{n} + T_{unaff.} = \frac{1080 \text{ ps}}{6900 \text{ ps}}$$

$$\Rightarrow \frac{6.0 \times 10^{-9}}{1.2} = \frac{6.0375 \times 10^{-9}}{n} + 8.625 \times 10^{-10} = 0.1565$$

$$\Rightarrow n = 1.235$$

$$\begin{aligned} T_{aff.} &= 21 \times 2.875 \times 100 \times 10^{-12} \\ &= 6.0375 \times 10^{-9} \end{aligned}$$

Chapter-2

Question - 1:

Construct the equivalent RISC-V code of the following C code. Once you have the RISC-V code, identify type of each instruction and encode them accordingly.

$$A[7] = A[2] + A[B[8]] + 10;$$

$$B[i] = A[3] - 8;$$

Base addresses of array A and B are in register X_{20} and X_{21} and i is in register X_{22}

Line-1

```

ld  X5, 64(X2)    // B[8]
slli X5, X5, 3     // offset calculation (X5 & 2^3)
add X6, X20, X5   // physical loc. (Base + offset)
ld  X6, 0(X6)      // A[B[8]]

ld  X5, 16(X20)   // A[2]

add X5, X5, X6    // A[B[8]] + A[2]

addi X5, X5, 10   // A[B[8]] + A[2] + 10

sd  X5, 56(X20)   // A[7] = A[B[8]] + A[2] + 10

```

$$A = X_{20}$$

$$B = X_{21}$$

$$i = X_{22}$$

Line-2

```

ld  X6, 24(X20)   // A[3]
addi X6, X6, -8   // A[3] - 8

slli X7, X22, 3    // offset calc  $\Rightarrow X_{22} \& 2^3$ 
add X7, X7, X21   // Physical Add. calc

sd  X6, 0(X7)      // B[i] = A[3] - 8

```

No.	Instruction	Type	Encoding
1	ld $x_5, 64(x_2)$	I ✓	0000 0100 0000 10101 imm 1011 funct3 00101 rd XXXX opcode
2	Slli $x_5, x_5, 3$	I ✓	0000 00 imm 00 0011 00101 XXXX 00101 XXXX
3	Add x_6, x_{20}, x_5	R ✓	XXXXXXX 00101 10100 XXXX 00110 XXXX
4	ld $x_6, 0(x_6)$	I	
5	ld $x_5, 16(x_{20})$	I	
6	Add x_5, x_5, x_6	R	
7	Addi $x_5, x_5, 10$	I	
8	Sd $x_5, 56(x_{20})$	S ✓	0000 001 imm [1:5] 00101 10100 XXXX 11000 imm [4:0] XXXX
9	ld $x_6, 18(x_{20})$	I	
10	Addi $x_6, x_6, -8$	I ✓	1111 1111 1000 imm 00110 XXXX 00110 XXXX
11	Slli $x_7, x_{22}, 3$	I	
12	Add $x_7, x_7, 21$	R	
13	Sd $x_6, 0(x_7)$	S	

$$8 = 1000$$

$$+8 = 01000$$

$$+8 = 0000 0000 1000$$

$$\begin{array}{r} 1111 1111 0111 \\ +1 \end{array}$$

$$-8 = \overline{1111 1111 1000}$$

Encode rest of the instructions yourself.

Question - 2:

Construct the equivalent RISC-V code of the following C code.

```
for (i = 8; i > 0 ; i--) {  
    if ( A[i] == i){ }  
    } A[2] = A [B[3]]; }
```

Base addresses of array A and B are in register X_{20} and X_{21} . Also consider i is in register X_{22} .

Addi $X_{22}, X_0, 8$
Loop:
Beq X_{22}, X_0, Exit

$A = X_{20}$
$B = X_{21}$
$i = X_{22}$

If :

```
Slli  $X_5, X_{22}, 3$  // offset calc.  
Add  $X_5, X_5, X_{20}$  // Base + offset  
Id  $X_6, 0(X_5)$  //  $X_6 = A[i]$   
Bne  $X_6, X_{22}, \text{inc}$ 
```

```
Id  $X_7, 24(X_{21})$  //  $X_7 = B[3]$   
Slli  $X_7, X_7, 3$  //  $X_7 = X_7 \times 2^3$   
Add  $X_7, X_7, X_{20}$  // Base + offset  
Id  $X_5, 0(X_7)$  //  $X_5 = A[B[3]]$   
Sd  $X_5, 16(X_{20})$  //  $A[2] = X_5$ 
```

inc :

```
Addi  $X_{22}, X_{22}, -1$   
Beq  $X_0, X_0, \text{Loop}$ 
```

Exit :

Question - 3:

Construct the equivalent RISC-V code of the following C code.

```
if ( A[i] < i){  
    A[2] = A [B[3]] ;  
}
```

Base addresses of array A and B are in register X_{20} and X_{21} . Also consider i is in register X_{22} .

If :

```
Slli x5, x22, 3      // offset calc.  
Add  x5, x5, x20      // Base + offset  
Ld   x6, 0(x5)       // x6 = A[x]  
BGE x6, x22, Exit
```

$$\begin{cases} A = X_{20} \\ B = X_{21} \\ i = X_{22} \end{cases}$$

```
Ld   x7, 24(x2)      // x7 = B[3]  
Slli x7, x7, 3        // x7 = x7 * 23  
Add  x7, x7, x20      // Base + offset  
Ld   x5, 0(x7)       // x5 = A[B[3]]  
Sd   x5, 16(x20)     // A[2] = x5
```

Exit :

Question - 4:

Construct the equivalent RISC-V code of the following C code.

2

```
if ( A[3] != A[6]) {  
    if (A[3] == 0) {  
        A[3] = A[3] + 2;  
    } else {  
        A[6] = A[6] / 16;  
    }  
} else {  
    A[6] = A[6] * 8  
}
```

Base addresses of array A and B are in register X_{20}

If 1:

ld x_{28} , 24(x_{20}) // $x_{28} = A[3]$


ld x_{29} , 48(x_{20}) // $x_{29} = A[6]$

Breq x_{28} , x_{29} , Else1

If 2:

ld x_5 , 24(x_{20}) // $x_5 = A[3]$

BNE x_5 , x_0 , Else2

 $A[3]$ already loaded into x_5 and x_5 is unchanged till now.

Addi x_5 , x_5 , 2

sd x_5 , 24(x_{20}) // $A[3] = x_5 + 2$

Breq x_0 , x_0 , Exit

Else 2:

ld x_5 , 48(x_{20}) // $x_5 = A[6]$

SRLI x_5 , x_5 , 4 // $x_5 = x_5 / 2^4$

sd x_5 , 48(x_{20}) // $A[6] = x_5$

Breq x_0 , x_0 , Exit

Else 1:

ld x_{28} , 48(x_{20}) // $x_{28} = A[6]$

Slli x_{28} , x_{28} , 3 // $x_{28} = x_{28} \# 8$

sd x_{28} , 48(x_{20}) // $A[6] = x_{28}$

Exit:

Question - 5:

Translate the following code written in C programming language into instructions sequence written in RISC-V Assembly. The values in the variables a, b, and c inside the add function are stored in the argument registers \$X₁₀, \$X₁₅, and \$X₁₂ respectively. Also, the values in the variables x and y inside the are stored in the argument registers \$X₁₃ and \$X₁₄ respectively. The return value is stored in the return register \$X₁₁ for both functions.

x_{10} x_{15} x_{12}	x_{13} x_{14}
<pre>int max(int x, int y) { if(x > y) return x; else return y; }</pre>	<pre>int calc(int a, int b, int c) { return a + max(b,c) }</pre>

$x_{13} < x_{14}$

Calc:

Addi \$p, \$p, -8

sd \$1, 0(\$p)

Addi \$13, \$15, 0

$$[x_{13} = x_{15} + 0]$$

Addi \$14, \$12, 0

$$[x_{14} = x_{12} + 0]$$

Jal \$1, max

Add \$11, \$10, \$11
a return from max

ld \$1, 0(\$p)

Addi \$p, \$p, 8

Jalr \$0, 0(\$1)

Max:

bit \$13, \$14, maxElse

Addi \$11, \$13, 0

Beq \$0, \$0, ExitMax

max Else:

Addi \$11, \$14, 0

ExitMax:

Jalr \$0, 0(\$1)

Question - 6:

Construct the equivalent RISC-V code of the following C code.

Main () {
 int x = 0;
 int y = 9;
 int z = addition(x, y);
}

int addition (int a, int b) {
 int c = a + b;
 return c;
}

Variables x, y, z are stored in X₂₀, X₂₁ and X₂₂ registers. Argument x, y are passed using register X₁₃, X₁₄

Variable c from the addition function also uses register X₂₁

Addi $x_{20}, x_0, 0$ // $x_{20} = 0$
 Addi $x_{21}, x_0, 9$ // $x_{21} = 9$

Addi $x_{13}, x_{20}, 0$ // $x_{13} = x$
 Addi $x_{14}, x_{21}, 0$ // $x_{14} = y$
 Jal x_1 , addition
 Addi $x_{22}, x_{10}, 0$ // $z = x_{10}$

addition:

Addi $sp, sp, -8$
 ld $x_{21}, 0(sp)$ // Storing the value of saved reg.
 add x_{21}, x_{13}, x_{14} // $c = a + b$
 addi $x_{10}, x_{21}, 0$ // storing the return value.
 sd $x_{21}, 0(sp)$ // restoring prev. value
 addi $sp, sp, 8$
 jalr $x_0, 0(x_1)$ // returning control to the caller.

Ques-7

Write RISC-V assembly code that checks if the number stored in register X_{25} is **even** or not. If **even** then store **1** in register X_{26} otherwise store **0**.

$$0000 \dots 0001 = 1$$

Addi $x_{27}, x_0, 1$ And x_{27}, x_{25}, x_{27} // LSB bit required BNE x_{27}, x_0 , else Addi $x_{26}, x_0, 1$ Beq x_0, x_0 , Exit else: Addi $x_{26}, x_0, 0$ Exit:	You can also use Slli / Srli to figure it out.
--	--

Ques - 8

ADD X₂₅, X₂₅, X₀. Can you make this instruction faster? If yes, Write the updated instruction?

Ans, ADDI X₂₅, X₂₅, 0
 ↑
 0 is hardwired here.

Ques - 9

Memory Location	Code	Line Number	Machine Code																								
	ADDI X ₅ , X ₀ , 5	1																									
#7064	ADDI X ₆ , X ₀ , 1	2																									
#7068	ADDI X ₂₅ , X ₀ , 0	3																									
#7072	Loop: BLT X ₅ , X ₆ , loopBreak r ₀₁ r ₀₂	4 -3x4 = -12	<table border="1"> <tr> <td>0</td><td>000 000</td><td>00110</td><td>00101</td><td>XXX</td><td>1000</td><td>0</td><td>XXXXXXXX</td> </tr> <tr> <td>immn</td><td>immn</td><td>r02</td><td>r01</td><td></td><td>immn</td><td>immn</td><td></td> </tr> <tr> <td>12</td><td>[10:5]</td><td></td><td></td><td></td><td>[4:0]</td><td>D1</td><td></td> </tr> </table>	0	000 000	00110	00101	XXX	1000	0	XXXXXXXX	immn	immn	r02	r01		immn	immn		12	[10:5]				[4:0]	D1	
0	000 000	00110	00101	XXX	1000	0	XXXXXXXX																				
immn	immn	r02	r01		immn	immn																					
12	[10:5]				[4:0]	D1																					
#7076	✓ ADDI X ₂₅ , X ₂₅ , 1	5 ✓																									
#7080	✓ ADDI X ₅ , X ₅ , -1	6 ✓																									
	✓ BEQ X ₀ , X ₀ , Loop	7 ✓	<table border="1"> <tr> <td>1</td><td>111 111</td><td>00000</td><td>00000</td><td>XXX</td><td>1010</td><td>1</td><td>XXXXXXXX</td> </tr> <tr> <td>12</td><td>[10:5]</td><td></td><td></td><td></td><td>9:1</td><td>11</td><td></td> </tr> </table>	1	111 111	00000	00000	XXX	1010	1	XXXXXXXX	12	[10:5]				9:1	11									
1	111 111	00000	00000	XXX	1010	1	XXXXXXXX																				
12	[10:5]				9:1	11																					
	loopBreak:	8 ✓ +4x4 = 16																									

- a) What is the value of PC while executing line2? Answer:

7064 [2]

- b) Fill up the machine codes corresponding to line4 and line7 in the table above. [5]

$$16 = 0000 \ 0001 \ 0000$$

$$+16 = 0 \ 0000 \ 0001 \ 0000$$

↓↓↓↓ ↓↓↓↓ ↓↓↓↓ ↓↓↓↓ X

$$12 = 0000 \ 0000 \ 1100$$

$$+12 = 0 \ 0000 \ 0000 \ 1100$$

$$= 1 \ 1111 \ 1111 \ 0011$$

$$+ 1$$

$$-12 = \overline{1 \ 1111 \ 1111 \ 1010 \ 0}$$

↓↓↓↓ ↓↓↓↓ ↓↓↓↓ ↓↓↓↓ X

Ques - 10


# Location		Lime No.
	Loop :	
# 80000	Slli $x_{10}, x_{22}, 3$ ✓	1
# 80004	Add x_{10}, x_{10}, x_{25} ✓	2
# 80008	Ld $x_0, 0(x_{10})$ ✓	3
# 80012	Bne x_0, x_{24}, Exit ✓	4
# 80016	Addi $x_{22}, x_{22}, 1$ ✓	5
# 80020	Beq x_0, x_0, loop ✓	6
	Exit :	
# 80024	→ ✓	7

SB type instructions are - Beq x_0, x_0, loop
 Bne x_0, x_{24}, Exit

For Beq,

We are moving 5 instruction upward.


Hence, $-5 \times 4 = -20$



For Bne,

We are moving 3 instructions downward

Hence, $+3 \times 4 = +12$



Ques - 11

Construct the equivalent RISC-V code of the following C code.

<pre> Main () { addition(10, 7, 12); } int addition(int a, int b, int c) { int c = 5; int d = max(a, c) + b; int e = c + d; return e; } int max (int a, int b) { if(a > b) return a; else return b; } </pre>	<p>Arguments for addition are passed using register X10, X13, X14. Variables c, d, e are stored in X20, X21, X22 registers. Return value for addition should be stored in X10.</p> <p>Arguments for max are passed using register X10, X13. Return value for max should be stored in X10.</p>
---	--

addi $X_{10}, X_0, 10$ } putting the values
 addi $X_{13}, X_0, 7$ } in respective arg.
 addi $X_{14}, X_0, 12$ } registers for addition call
 Jal $X_1, \text{addition}$

Addition:

Addi $SP, SP, -32$

sd $X_1, 24(SP)$

sd $X_{20}, 16(SP)$

sd $X_{21}, 8(SP)$

sd $X_{22}, 0(SP)$

} these three are saved registers.

Addi $X_{20}, X_0, 5$ // $C = 5$

Addi $X_5, X_{13}, 0$ // $b = X_5$; later we have to use b

Addi $X_{10}, X_{10}, 0$ } redundant

Addi $X_{13}, X_{20}, 0$ } } storing the values in arg. reg for Max.
 } e

Jal x_1 , Max
Add x_{21}, x_{10}, x_5 // $d = x_{10} + b$
Add x_{22}, x_{20}, x_{21} // $e = c + d$
Addi $x_{10}, x_{22}, 0$ // store the return value.

ld $x_{22}, 0(SP)$

ld $x_{21}, 8(SP)$

ld $x_{20}, 16(SP)$

ld $x_1, 24(SP)$

Addi $SP, SP, 32$

Jalr $x_0, 0(x_1)$ // return control to caller.

Max₀

BLt $x_{10}, x_{13}, \text{maxElse}$ ($a < b$)

Addi $x_{10}, x_{10}, 0$ // a is already in x_{10} . Hence, redundant line.

Beq $x_0, x_0, \text{exitMax}$

max Else :

Addi $x_{10}, x_{13}, 0$

exitMax :

Jalr $x_0, 0(x_1)$


Ques - 12

Write necessary RISC-V instructions to store the value $(1111\ 1111\ 0000\ 1111\ 11)_2$ in X20 register.

Answer2:

Check if the given number requires more than 12 bits to store.

In this case it is 18 bits,



Lui X20, 63

$$X_{20} = \boxed{0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000}$$

Add: $X_{20}, X_{20}, 3135$

$\underbrace{\hspace{1cm}}_{31} \quad \underbrace{\hspace{1cm}}_{12} \quad \underbrace{\hspace{1cm}}_{11} \quad \underbrace{\hspace{1cm}}_0$

Ques-13

Show how the value `0xabcdef12` would be arranged in memory in RISC-V machine.

Answer3:

RISC-V follows little endian approach to store data in memory

$\Rightarrow (abcde\underset{B_3}{f}\underset{B_2}{g}\underset{B_1}{h}\underset{B_0}{i}j2)_{16}$

high address low address

ab
cd
ef
j2

qb

high add. low add.

1010 1011
1100 1101
1110 1111
0001 0010

Queso - 14

For the RISC-V assembly instructions below, what is the corresponding C/high level statement?

$slli x30, x5, 3 \Rightarrow x_{30} = f \times 8$ $add x30, x_{10}, x_{30} \Rightarrow x_{30} = Base_A + 8f$ $slli x31, x6, 3 \Rightarrow x_{31} = g \times 8$ $add x31, x_{11}, x_{31} \Rightarrow x_{31} = Base_B + 8g$ $ld x5, 0(x30) \Rightarrow f = A[f]$ $addi x12, x30, 8 \Rightarrow x_{12} = x_{30} + 8$ $ld x30, 0(x12) \Rightarrow x_{30} = A[f+1]$ $add x30, x30, x5 \Rightarrow x_{30} = A[f+1] + A[f]$ $sd x30, 0(x31) \Rightarrow B[g] = A[f+1] + A[f]$	Assume that the variables f, g, h, i, and j are assigned to registers x5, x6, x7, x28, and x29, respectively. Assume that the base address of the arrays A and B are in registers x10 and x11, respectively.
--	---

$$B[g] = A[f+1] + A[f]$$