Assignment Experiment - 5 : Anithmelie Unit

Modelling. Programto implement Arith motic Venit using data

library ieee;

use ieee std - logic - 1164. all;

use iee std - logic unsigned, all;

use iee, old - logic anith all;

enlity ART THMETEL UNIT is

Op: in Stat logic - vector (3 doconto o);

f: out std-logic_vector (3 doon to 6)

end ARITHMETIC_UNIT; withitecture blu of ARITHHETIC_UNIT is begin tope of D.

begin (3 decento 0);

case oois
when "000 "=>
temp: = atbat;
when "000"=>
temp: = atbti;
temp: = at (not B) +1;
when "011"=>

temp'= a+(notB)(0);

Ishen "100" >>

temp:z a+1;

Uchen "101" >>

temp: = a -1; Noun 110"=> temp: = a;

typ: 20, 19 20 mp: 26;

When othors > NULL; and Case fk=temp; end process; endbhu; Assignment - 2: Logical Unit Sugar a VHD code program to implement hogical Unit using data model Cool library ice, use ieee. Std-logic -1164. all use cee std-logic - unsigned all, use cire std-logic- with all; entity LOGICAL_UNITIO a, b: in sta-logic_ vector (3 desorte 0); OP: In Std-logic-vector (2 downto 0); Dero: out &d-legic; f: out 8td-logic-verto (3 douonto o) ? and LOGICAL-UNIT; architecture sho of LOGICAL - UNIT is begin process (opia15) bouable-temp: 8td - logic - veet oo (3 down to a) begin Case Op 1 When \$000 => temp: =a OR b; When a bol my temp: = aANDb; when "010"=> temp: > NOTa; nohuan " 011"> temp: > a NORB; When. 4 100 mg temp: = aNANDb; When 4,01 =7 temp: = axoRb, volun "110">> temp: a XNOR b;

```
den u III >
  a < b than
  mp: 24/11/14:
 6mb: 5,0000 ".
 and it
 when others >
 JULLI
end case;
  ( lomp = 10000 Hen
 3000 /2 111:
 TIDO
 ero 1= '0';
0016
temp;
end bho;
 80 80 ment 3. A with motic Logic Unil (ALU)
Cases) while a VHD code prossocem to implement Avith metic logical Unit
         lising data modelling.
   pde library iece;
        user ieee std-logic_1164,all;
       use ieel std logic - all insigned all;
      use iee std_losic-arithall;
      certity ALU is
    pout!
     A: in std-losic-vector (1 downtor 0),
    B: in std-losic - vector(1 donnto 0);
  Sel: in std_logic_bestor (down to b);
  Res' out sta- Logic - Vector (1 davinto 0);
  and ALU;
  anchitecture beho of ALU is
    Rosceros (A, B, Sel)
    -- les care statement to archiere a case set is operations of ALU
    when "00"=>
   es 1= A 1B.
    When " bl "=>
  Res (= At (not B) + 1)
when hous
```

Res (= A and B; Whon 1/1 => Res <= A091 B; When Othors > Res <= "XX"; end case; end process; end behu; Theory: An Deithmetic Logic unit is the part of a contral processing Unit that carries out write metic and logic operations on Operations on the operande in Computer instruction words. In Some Processo, the ALV is divided into two senits: Dan Dusthmetic Unit (AU) and 1) a dogical Unit (LU) The Logical Unit handles logical operations like AND, OR and xor censtead of accitt metic operations. It also performs numerical tests - for enamples, it checks whether the number is negetime 1 . H. A laso Controls. of the output of the Allingero Anoth metic logical Unit MALL Value 63000 or not Signment 4: Shift Unit Write a VHDL program cade to implement Shift winet wing date meddling code library iece; Use lice . Std-logic - 1164. all; use ie. Std_logic_unogned.all: use ieer. 8td - losic - arith. als contity shifter-renit is Routh (a: in stal logic - wector (8 down to 0); op: in 8td-logic; P: out std_ losic-lector (3 danto 0)); ed Shifter-writ; whitecture boy of shifter writ is begin Proces (op,a) Variable temp: Std - logic - vaitto (3 donnto 0); begin case op is whon'o' >> -- left shift temp (3 down to 1): = a (2down to 0); temp 10):= 'b': right Shift temp (2 doronto t): = a (3 documto 1); temp (3): = 0; When others => NULL; and case; f (= temp; end process; end bhu;

Assignment-5: Single Port RAM While a VHDL Code porgo am to implement dingle PortRAM way date modelling library ieee; use lee std-logic -1164. all; conlity single-Port-ram is Pout data: in std-logic-vector (7 doon to b); adds: in national range 0 to 63; ale; in std_logic: 21/ Clk: on 87d - 6081'c 9: Out 89d-logic_loctor(7 dosorto 0) end entity; Subtype word -t is std-logic-vector [7 downto 0]; sype memory-t is away (63 downto t) of word-t I gral oam: onemoy -t; Signal addr-reg: natural range 0 to 63; 4 (vising-edge (CLX))then 4 (kee = 11') then roam (add o) < = data; end if; add tog = adds, and processor; 1= sam (addo-reg); and off)

ca:=ea(4) & ea(4 dounto2) an: 2.9(1) 89n(2),

```
and 4
 and loop)
 Des ea/ 4 aporto 1) Eq. (4 dento );
 end pracon;
end are;
B) While a VHDL code program to implement and uniquate modelling.
 Cody lebrary live;
       ille lece. Atd-logic-1164-all
      use in sta-logic-unsigned. all
     Ontity med is
    m: in std-logic-weter (4 dearts);

T: out std-logic-weter (4 dearts);
     go out stalloge until 4 deserto 1/4
  and made
  architecture are of grad to
  begin
  1000000 (9, m) ! 1
  Clariable gre: Ala-logie- (leto (4 dasto))
 Mariable mu : Sta-logic- Weto (Udento);
Careable a: Std-logic - wester (4 don'ts)
  begin
 DU: 20)
an la: = ani "
a: = "0000",
 for i in 4 does to 1 loop.
     is (a (4)=10) thon
         a (4 down to 2): = a (3 down to 1);
       90- (4 down to 0) = 90 (3 down to );
        a (Gamba): - al4 dento D+ (pot mo-14 dente 0) +1)
Claid (al4) = 11) then

a ly decemb 2) = a/3 xxx m to D;

al (1) = avy (1);

al (4) decemb 2) = ave (3 decemb 1);

al (4) decemb 2) = ave (3 decemb 1);

al (4) decemb 1) = ave (4 decemb 1);

by (4) decemb 1) = ave (4 decemb 1);
 ib (a(4) = 101) then
```

```
au(1):211;
       clock (a /w = '1') then
              90(1):270%
        end y
         d loop;
         is (a (4) = 11 1) thon
             a (4 documto 1): =a (4 documto 1) + in u (4 documtos);
        end is
       90(290)
      or (20)
       end process;
       end arc;
     White a VHDL program code to implement or dusing date modelling.
    code ) library tee;
           use viece std-logic_1164.all;
          esse ice Atd-logic -unsigned all
          contrely rais
         m:in stal-losic-vectory downto!

a : in stal-losic-vectory downto!

go out stal losic-vectory downto!
    o end od
     architecture arc ofod is
        riable a: Stel-losic - wester (4 olowoods).
     Pariable ave: Std - Logic - veitor (4 downto 1); sariable mv: Std Cogic - veitor (4 downto 1);
     begin
  mu! 2 m;
1 := " 0000";
1 60% i in 4 down to 1 600p
     a ( 4 downto 2): 2 a (3 down to 1);
   a (D: = 9144).
906(4 downto 2): = 91/3 apronto D'
```

a (4 deposito i): 2 a/4 deposito i) + (not mu (4 deposito i)) H);

ib (a (4) 2 10') then

9/0 (i): 2 11')

clieb (a(4) = 11') then

qu (i): 2 16';

al (4 deposito i): 2 a/4 deposito) + on v (4 deposito i);

end (6);

end (6);

ond (2);

ond (2);

ond (2);

ond (2);

ond (2);

end (2);