

Assignment/Experiment - 5: Arithmetic Unit

Q1) Write a VHDL program to implement Arithmetic Unit using data modelling.

```

code > library ieee;
      use ieee.std_logic_1164.all;
      use ieee.std_logic_unsigned.all;
      use ieee.std_logic_arith.all;
      entity ARITHMETIC_UNIT is
      port
      (
        a, b: in std_logic_vector(3 downto 0);
        op: in std_logic_vector(2 downto 0);
        -- zero: out std_logic;
        f: out std_logic_vector(3 downto 0)
      );
      end ARITHMETIC_UNIT;
      architecture beh of ARITHMETIC_UNIT is
      begin
      process (op, a, b)
      variable temp: std_logic_vector(3 downto 0);
      begin
      case op is
      when "000" =>
        temp := a + b;
      when "001" =>
        temp := a + b + 1;
      when "010" =>
        temp := a + (not b) + 1;
      when "011" =>
        temp := a + (not b);
      when "100" =>
        temp := a + 1;
      when "101" =>
        temp := a - 1;
      when "110" =>
        temp := a;
      when "111" =>
        temp := b;
      end case;
      f <= temp;
      end process;
      end architecture beh;
    
```

When others \Rightarrow
NULL;
end case;
f <= temp;
end process;
end bhv;

Assignment - 2 : Logical Unit

Write a VHDL code program to implement Logical Unit using data model
Code library ieee;

```
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;

entity LOGICAL_UNIT is
port
(
    a, b: in std_logic_vector(3 downto 0);
    op: in std_logic_vector(2 downto 0);
    zero: out std_logic;
    f: out std_logic_vector(3 downto 0);
);
end LOGICAL_UNIT;

architecture bhv of LOGICAL_UNIT is
begin
    process(op, a, b)
        variable temp: std_logic_vector(3 downto 0);
    begin
        case op is
            when "000" =>
                temp := a OR b;
            when "001" =>
                temp := a AND b;
            when "010" =>
                temp := NOT a;
            when "011" =>
                temp := a NOR b;
            when "100" =>
                temp := a NAND b;
            when "101" =>
                temp := a XOR b;
            when "110" =>
                temp := a XNOR b;
        end case;
    end process;
end bhv;
```



```

when "1111" =>
  if a < b then
    temp := "1111";
  else
    temp := "0000";
  end if;
when others =>
  null;
end case;
if temp = "0000" then
  zero <= '1';
else
  zero <= '0';
end if;
fi = temp;
end process;
end bh0;

```

Assignment 3: Arithmetic Logic Unit (ALU)

Ques 1 Write a VHDL Code program to implement Arithmetic Logical Unit using data modelling.

Code library ieee;
 use ieee.std_logic_1164.all;
 use ieee.std_logic_unsigned.all;
 use ieee.std_logic_arith.all;
 entity ALU is
 port (
 A: in std_logic_vector(1 downto 0);
 B: in std_logic_vector(1 downto 0);
 Sel: in std_logic_vector(1 downto 0);
 Res: out std_logic_vector(1 downto 0);
);
 end ALU;

Architecture behv of ALU is
 begin

process(A, B, Sel)

begin

-- use case statement to archive
 -- different operations of ALU

case Sel is

when "00" =>

Res <= A + B;

when "01" =>

Res <= A + (not B) + 1;

when "10" =>

(20)

```

Res <= A and B;
When "11" =>
Res <= A or B;
When others =>
Res <= "xx";
end case;
end process;
end behv;

```

Theory: An Arithmetic Logic Unit is the part of a central processing unit that carries out arithmetic and logic operations on the operations on the operands in computer instruction records. In some processors, the ALU is divided into two units:

- i) an Arithmetic Unit (AU) and
- ii) a Logical Unit (LU)

The Logical Unit handles logical operations like AND, OR and XOR, instead of arithmetic operations. It also performs numerical tests - for example, it checks whether the number is negative or not. It also controls if the output of the ALU is zero. Arithmetic Logical Unit (ALU) value is zero or not.

Assignment 4: Shift Unit

(21)

Write a VHDL program code to implement Shift Unit using data modelling.

```
code > library ieee;  
      use ieee.std_logic_1164.all;  
      use ieee.std_logic_unsigned.all;  
      use ieee.std_logic_arith.all;
```

entity shifter-unit is

port

(a: in std_logic_vector(3 downto 0);

op: in std_logic;

f: out std_logic_vector(3 downto 0));

end shifter-unit;

architecture bhw of shifter-unit is

begin

process (op, a)

variable temp: std_logic_vector(3 downto 0);

begin

case op is

when '0' =>

-- left shift

temp(3 downto 1) := a(2 downto 0);

temp(0) := '0';

when '1' =>

-- right shift

temp(2 downto 0) := a(3 downto 1);

temp(3) := '0';

when others =>

NULL;

end case;

f <= temp;

end process;

end bhw;

Assignment-5: Single Port RAM

Q3) Write a VHDL Code program to implement Single Port RAM using data modelling.

```
Code: library ieee;
      use ieee.std_logic_1164.all;
      entity single-port-ram is
        port
        (
          data: in std_logic_vector(7 downto 0);
          addr: in natural range 0 to 63;
          we: in std_logic := '1';
          clk: in std_logic;
          q: out std_logic_vector(7 downto 0)
        );
      end entity;

      architecture rtl of single-port-ram is
        subtype word_t is std_logic_vector(7 downto 0);
        type memory_t is array(63 downto 0) of word_t;
        signal ram: memory_t;
        signal addr_reg: natural range 0 to 63;
      begin
        if (rising_edge(clk)) then
          if (we = '1') then
            ram(addr) <= data;
          end if;
          addr_reg <= addr;
        end if;
      end processor;
      q <= ram(addr_reg);
    end rtl;
```


Q7 Write a VHDL program code to implement Booth using data modelling

```

code> library ieee;
      use ieee.std_logic_1164.all;
      use ieee.std_logic_unsigned.all;

      entity BOOTH is
        port (m: in std_logic_vector(4 downto 1);
              mc: in std_logic_vector(4 downto 1);
              o: out std_logic_vector(3 downto 1));
      end BOOTH;
  
```

architecture arc of BOOTH is

```

begin
  process (m, mc)
    variable ca: std_logic_vector(4 downto 1);
    variable b: std_logic_vector(4 downto 1);
    variable q: std_logic_vector(4 downto 1);
    variable qn: std_logic_vector(2 downto 1);
  begin
    ca := "0000";
    b := m;
    q := mc;
    qn := q(1) & '0';
    for i in 4 downto 1 loop
      if qn = "01" then
        ca := ca(4 downto 1) + b(4 downto 1);
        q := ca(1) & q(4 downto 2);
        ca := ca(4) & ca(4 downto 2);
        qn := q(1) & qn(2);
      elsif qn = "10" then
        ca := ca(4 downto 1) + not(b(4 downto 1)) + 1;
        q := ca(1) & q(4 downto 2);
        ca := ca(4) & ca(4 downto 2);
        qn := q(1) & qn(2);
      else
        q := ca(1) & q(4 downto 2);
        ca := ca(4) & ca(4 downto 2);
        qn := q(1) & qn(2);
      end if;
    end loop;
  end process;
end arc;
  
```

```

end if;
end loop;
O2 <= ea(4 downto 1) & q(4 downto 1);
end process;
end are;

```

8) Write a VHDL code program to implement and using data modelling.

```

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity mod is
port
(
  q: in std_logic_vector(4 downto 1);
  m: in std_logic_vector(4 downto 1);
  r: out std_logic_vector(4 downto 1);
  w: out std_logic_vector(4 downto 1);
);
end mod;

architecture are of mod is
begin
  process(q, m);
    variable qv: std_logic_vector(4 downto 1);
    variable mv: std_logic_vector(4 downto 1);
    variable a: std_logic_vector(4 downto 1);
  begin
    qv := q;
    mv := m;
    a := "0000";
    for i in 4 downto 1 loop
      if (a(4) = '0') then
        a(4 downto 2) := a(3 downto 1);
        a(1) := qv(4);
        qv(4 downto 2) := qv(3 downto 1);
        a(4 downto 1) := a(4 downto 1) + mv(4 downto 1) + 1;
      elsif (a(4) = '1') then
        a(4 downto 2) := a(3 downto 1);
        a(1) := qv(4);
        qv(4 downto 2) := qv(3 downto 1);
        a(4 downto 1) := a(4 downto 1) + mv(4 downto 1);
      end if;
      if (a(4) = '0') then

```


q_w(1) := '1';

elsif (a(1) = '1') then

q_w(1) := "0";

end if;

end loop;

if (a(4) = '1') then

a(4 downto 1) := a(4 downto 1) + inc(4 downto 1);

end if;

q₀ <= q_w;

α <= α;

end process;

end arc;

3) Write a VHDL program code to implement od using data modelling.

Code > library ieee;

use ieee.std_logic_1164.all;

use ieee.std_logic_unsigned.all;

entity od is

port

a : in std_logic_vector(4 downto 1);

m : in std_logic_vector(4 downto 1);

q : out std_logic_vector(4 downto 1);

);

end od

architecture arc of od is

begin

process(a, m)

variable a : std_logic_vector(4 downto 1);

variable q_w : std_logic_vector(4 downto 1);

variable mv : std_logic_vector(4 downto 1);

begin

q_w := q;

mv := m;

a := "0000";

for i in 4 downto 1 loop

a(4 downto 2) := a(3 downto 1);

a(1) := q_w(4);

q_w(4 downto 2) := q_w(3 downto 1);

$a(4 \text{ downto } 1) := a(4 \text{ downto } 1) + (\text{not } mv(4 \text{ downto } 1))H;$

if $(a(4) = '0')$ then

$qv(i) := '1';$

else if $(a(4) = '1')$ then

$qv(i) := '0';$

$a(4 \text{ downto } 1) := a(4 \text{ downto } 1) + mv(4 \text{ downto } 1);$

end if;

end loop;

$qv \leftarrow qqv;$

$r \leftarrow a;$

end process;

end arc;