




FIGURE 5-1 MOS Transistor, Symbols, and Switch Models



(a) Transistor geometry



Transistor symbols and models: n-channel




Transistor symbols and models: p-channel

Copyright ©2016 Pearson Education, All Rights Reserved

FIGURE 5-2 Example of Switch Model Circuits




(a)



(b)


Copyright ©2016 Pearson Education, All Rights Reserved

FIGURE 5-3 Fully Complementary CMOS Gate Structure and Examples




Copyright ©2016 Pearson Education, All Rights Reserved

FIGURE 5-4 Implementation of a 7-Input NAND Gate Using NAND Gates with Four or Fewer Inputs




Copyright ©2016 Pearson Education, All Rights Reserved

FIGURE 5-5 Conventional and Array Logic Symbols for OR Gate




(a) Conventional symbol




(b) Array logic symbol

Copyright ©2016 Pearson Education, All Rights Reserved


FIGURE 5-6 Basic Configuration of Three PLDs



(a) Programmable read-only memory (PROM)




(b) Programmable array logic (PAL) device




(c) Programmable logic array (PLA) device

Copyright ©2016 Pearson Education, All Rights Reserved

FIGURE 5-7 Block Diagram and Internal Logic of a ROM




(a)



(b)


Copyright ©2016 Pearson Education, All Rights Reserved

FIGURE 5-8 PLA with Three Inputs, Four Product Terms, and Two Outputs




Copyright ©2016 Pearson Education, All Rights Reserved

FIGURE 5-9 K-Maps and Expressions for PLA Example 5-1




Copyright ©2016 Pearson Education, All Rights Reserved

FIGURE 5-10 PAL Device Structure with Connection Map for PAL® Device for Example 5-2




Copyright ©2016 Pearson Education, All Rights Reserved

FIGURE 5-11 The Three Programmable Features of Most FPGA Devices: Logic Blocks, Interconnect, and Input/Output




Copyright ©2016 Pearson Education, All Rights Reserved

FIGURE 5-12 (a) A 2-Input Look-Up Table, (b) Implementing a 3-Input Function with Two 2-LUTs and a Multiplexer




(a)



(b)



Copyright ©2016 Pearson Education, All Rights Reserved

FIGURE 5-13 An Example of a Programmable Logic Block



Copyright ©2016 Pearson Education, All Rights Reserved

FIGURE 5-14 Switch Networks for Problem 5-1



Copyright ©2016 Pearson Education, All Rights Reserved