2-) Cache Memory (Block Size)

In this problem, we will compare three direct-mapped caches with approximately the same amount of memory (128 bytes of SRAM):

- 1 block = 4 bytes = 2 words and 128 32 = i-) block size of 4 bytes \Longrightarrow
- ii-) block size of 8 bytes = 1 block = 8 bytes = 4 words and 4128/8 = 27/23=

 Main memory is addressed by 9 bits and data bus is 16 bits.
- a-) Fill in the number of bits used for each field od the address for each cache:

	tag	index	Word-Offset	Byte-offset	
i	2-64	5-61+	1-101+	1-61+	
ii	2-61	4-61+	2-61+	1-611	
iii	2-101+	1-61+	5-61+	1-61+	128/, = 2
				1	164
	0 -	21	0.0		

b- Assuming a cold start, fill in the "hit" or "miss" for the following sequence of memory references for each cache (addresses are in binary)

Referenced	i	ii	iii
Addresses	•		
00000010	Miss	miss	miss
000000100	miss.	hit	nit
010001010	221m	mis	miss
0 0 0 0 0 0 1 1 1	hit	hit	22:00
0 1 1 0 0 1 0 1 0	miss	· Miss	Miss
0 1 0 1 0 1 0 1 0	miss	miss	miss
g Byte.	100		
O offset	460	60	(0

Which cache has the fewest misses for this set of references?

0000000000 - miss 00 00 00 10 0 - hit 00 00 00 111 1 miss 01 01 01 010 - miss Index

Slock size of 8 bytes has the fewest misses for this set of references.