

2-) Cache Memory (Block Size)

In this problem, we will compare three direct-mapped caches with approximately the same amount of memory (128 bytes of SRAM):

- i-) block size of 4 bytes $\Rightarrow 1 \text{ block} = 4 \text{ bytes} = 2 \text{ words and } \frac{128}{4} = 32 = 2^5$
- ii-) block size of 8 bytes $\Rightarrow 1 \text{ block} = 8 \text{ bytes} = 4 \text{ words and } \frac{128}{8} = 16 = 2^4$
- iii-) block size of 64 bytes $\Rightarrow 1 \text{ block} = 64 \text{ bytes} = 32 \text{ words and } \frac{128}{64} = 2 = 2^1$

Main memory is addressed by 9 bits and data bus is 16 bits.

$1 \text{ word} = 16 \text{ bits} = 2 \text{ Bytes}$

a-) Fill in the number of bits used for each field of the address for each cache:

	tag	index	Word-Offset	Byte-offset
i	2-bit	5-bit	1-bit	1-bit
ii	2-bit	4-bit	2-bit	1-bit
iii	2-bit	1-bit	5-bit	1-bit

$$128/64 = 2$$

$\underbrace{\hspace{1cm}}_{2P} \quad \underbrace{\hspace{1cm}}_{3P} \quad \underbrace{\hspace{1cm}}_{3P} \quad \underbrace{\hspace{1cm}}_{2P}$

b- Assuming a cold start, fill in the "hit" or "miss" for the following sequence of memory references for each cache (addresses are in binary)

Referenced Addresses	i	ii	iii
000000010	miss	miss	miss
000000100	miss	hit	hit
010001010	miss	miss	miss
000000111	hit	hit	miss
011001010	miss	miss	miss
010101010	miss	miss	miss

Tag $\underbrace{\hspace{1cm}}_{6P} \quad \underbrace{\hspace{1cm}}_{6P} \quad \underbrace{\hspace{1cm}}_{6P}$
Byte offset

Which cache has the fewest misses for this set of references?

ii-)

00	00	00	01	0	- miss
00	00	00	10	0	- hit
01	00	01	01	0	- miss
00	00	00	11	1	- hit
01	10	01	01	0	- miss
01	01	01	01	0	- miss

Tag | index | Word | Byte

iii-)

00	00	00	01	0	- miss
00	00	00	10	0	- hit
01	00	01	01	0	- miss
00	00	00	11	1	- miss
01	10	01	01	0	- miss
01	01	01	01	0	- miss

Tag | Index | Word | Byte

Block size of 8 bytes has the fewest misses for this set of references.