## The University of Texas at Arlington

# Lecture 14 Communication Peripherals



CSE 3442/5442 Embedded Systems 1



# Serial vs. Parallel Communication




Figure 10-1. Serial versus Parallel Data Transfer



### **Data Transfer Methods**

## Synchronous

- Sender and Receiver share a clock signal
- High data transfer rate
- "Blocks" of data at a time

## Asynchronous

- Sender provides a sync signal to the Receiver before starting each transmission
  - No shared clock but must agree upon a data-rate
- Single bytes at a time
- Slower data transfer rate but more flexible




## **Data Transfer Types**


Transmitter

- Simplex
  - one-way

- Half-Duplex
  - one line



- Full-Duplex
  - two lines



Receiver




# PIC Communication Peripherals

- MSSP: Master Synchronous Serial Port Module
  - SPI: Serial Peripheral Interface
  - I<sup>2</sup>C: Inter-Integrated Circuit
    - Full Master Mode
    - Multi-Master Mode
    - Slave Mode
- USART: Universal Synchronous/Asynchronous Receiver/Transmitter Module
  - ART: Asynchronous (full-duplex)
  - SRT: Synchronous (half-duplex)
    - Master
    - Slave



The SPI mode allows 8-bits of data to be synchronously transmitted and received, simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:





The SPI mode allows 8-bits of data to be synchronously transmitted and received, simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:

- SPI is a sync. Data Exchange protocol
- As data is clocked out, new data is clocked in
  - A FULL duplex data transmission occurs for each SPI clock cycle (if desired)


The MSSP module has four registers for SPI mode operation. These are:

- MSSP Control Register1 (SSPCON1)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible



The SPI mode allows 8-bits of data to be synchronously transmitted and received, simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:

#### FIGURE 15-2: SPI MASTER/SLAVE CONNECTION





The SPI mode allows 8-bits of data to be synchronously transmitted and received, simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:

#### 15-1: SSPSTAT: MSSP STATUS REGISTER (SPI MODE)

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE	D/A	Р	S	R/W	UA	BF
bit 7	•						bit 0

bit 7 **SMP:** Sample bit

#### SPI Master mode:

- 1 = Input data sampled at end of data output time
- 0 = Input data sampled at middle of data output time

#### SPI Slave mode:

SMP must be cleared when SPI is used in Slave mode

bit 6 **CKE:** SPI Clock Edge Select

#### When CKP = 0:


- 1 = Data transmitted on rising edge of SCK
- 0 = Data transmitted on falling edge of SCK


#### When CKP = 1:

- 1 = Data transmitted on falling edge of SCK
- 0 = Data transmitted on rising edge of SCK

bit 0 **BF:** Buffer Full Status bit (Receive mode only)

- 1 = Receive complete, SSPBUF is full
- 0 = Receive not complete, SSPBUF is empty







The SPI mode allows 8-bits of data to be synchronously transmitted and received, simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:

#### 15-2: SSPCON1: MSSP CONTROL REGISTER1 (SPI MODE)

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WCOL  | SSPOV | SSPEN | CKP   | SSPM3 | SSPM2 | SSPM1 | SSPM0 |
| bit 7 |       |       |       |       |       |       | bit 0 |

- bit 7 WCOL: Write Collision Detect bit (Transmit mode only)
  - 1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software)
  - 0 = No collision
- bit 6 SSPOV: Receive Overflow Indicator bit

#### SPI Slave mode:

- 1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. The user must read the SSPBUF, even if only transmitting data, to avoid setting overflow (must be cleared in software).
- 0 = No overflow

Note: In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register.


- bit 5 SSPEN: Synchronous Serial Port Enable bit
  - 1 = Enables serial port and configures SCK, SDO, SDI, and SS as serial port pins
  - 0 = Disables serial port and configures these pins as I/O port pins

Note: When enabled, these pins must be properly configured as input or output.

- bit 4 CKP: Clock Polarity Select bit
  - 1 = IDLE state for clock is a high level
  - 0 = IDLE state for clock is a low level
- bit 3-0 SSPM3:SSPM0: Synchronous Serial Port Mode Select bits
  - 0101 = SPI Slave mode, clock = SCK pin, SS pin control disabled, SS can be used as I/O pin
  - 0100 = SPI Slave mode, clock = SCK pin, SS pin control enabled
  - 0011 = SPI Master mode, clock = TMR2 output/2
  - 0010 = SPI Master mode, clock = Fosc/64
  - 0001 = SPI Master mode, clock = Fosc/16 0000 = SPI Master mode, clock = Fosc/4




The MSSP module in I<sup>2</sup>C mode fully implements all master and slave functions (including general call support) and provides interrupts on START and STOP bits in hardware to determine a free bus (multi-master function). The MSSP module implements the Standard mode specifications, as well as 7-bit and 10-bit





The MSSP module in I<sup>2</sup>C mode fully implements all master and slave functions (including general call support) and provides interrupts on START and STOP bits in hardware to determine a free bus (multi-master function). The MSSP module implements the Standard mode specifications, as well as 7-bit and 10-bit

- I<sup>2</sup>C is a sync. bi-directional protocol (2 lines)
  - "Acknowledge" System
  - Master-Slave relationships
  - Shared Bus




The MSSP module has six registers for I<sup>2</sup>C operation. These are:


- MSSP Control Register1 (SSPCON1)
- MSSP Control Register2 (SSPCON2)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible
- MSSP Address Register (SSPADD)




The MSSP module in I<sup>2</sup>C mode fully implements all master and slave functions (including general call support) and provides interrupts on START and STOP bits in hardware to determine a free bus (multi-master function). The MSSP module implements the Standard mode specifications, as well as 7-bit and 10-bit

- I<sup>2</sup>C has two signal levels
  - Float HIGH (Logic 1)
  - Drive LOW (Logic 0)











The MSSP module in I<sup>2</sup>C mode fully implements all master and slave functions (including general call support) and provides interrupts on START and STOP bits in hardware to determine a free bus (multi-master function). The MSSP module implements the Standard mode specifications, as well as 7-bit and 10-bit

## Master writing to a Slave









The MSSP module in I<sup>2</sup>C mode fully implements all master and slave functions (including general call support) and provides interrupts on START and STOP bits in hardware to determine a free bus (multi-master function). The MSSP module implements the Standard mode specifications, as well as 7-bit and 10-bit

## Master **reading** from a Slave









The MSSP module in I<sup>2</sup>C mode fully implements all master and slave functions (including general call support) and provides interrupts on START and STOP bits in hardware to determine a free bus (multi-master function). The MSSP module implements the Standard mode specifications, as well as 7-bit and 10-bit


## Master **reading** from a Slave (special cond.)








# USART Async. Full-Duplex






## **USART:** Async.

- TXSTA: Transmit Status and Control
  - TXREG: data to be sent out
- RCSTA: Receive Status and Control
  - RCREG: where received data is put
- SPBRG: Serial Port Baud Rate Generator
  - define the data rate
- Instead of a shared clock, now the data itself is sent out at a settable rate, <u>BAUD Rate</u>








## **USART: Transmission**


#### FIGURE 16-1: USART TRANSMIT BLOCK DIAGRAM





# **USART: Reception**

#### FIGURE 16-4: USART RECEIVE BLOCK DIAGRAM





## **BAUD** Rate




TABLE 16-1: BAUD RATE FORMULA

SYNC	BRGH = 0 (Low Speed)	BRGH = 1 (High Speed)
0	(Asynchronous) Baud Rate = Fosc/(64(X+1))	Baud Rate = Fosc/(16(X+1))
1	(Synchronous) Baud Rate = Fosc/(4(X+1))	N/A

Legend: X = value in SPBRG (0 to 255)





# BAUD Rate Ex: F<sub>osc</sub> = 16 MHz 9,600 bps (Low Speed)

```
Desired Baud Rate
                          Fosc / (64 (X + 1))
                                          X = value in SPBRG (0 to 255)
Solving for X:
                        = ((Fosc / Desired Baud Rate) / 64) -1
         X
         X
                        = ((16000000 / 9600) / 64) - 1
                           [25.042] = 25 SPBRG
         X
Calculated Baud Rate
                            16000000 / (64 (25 + 1))
                            9615
                            (Calculated Baud Rate – Desired Baud Rate)
Error
                                     Desired Baud Rate
                            (9615 - 9600) / 9600
                            0.16%
```

TABLE 16-1: BAUD RATE FORMULA

SYNC	BRGH = 0 (Low Speed)	BRGH = 1 (High Speed)	
0	(Asynchronous) Baud Rate = Fosc/(64(X+1))	Baud Rate = Fosc/(16(X+1))	22
1	(Synchronous) Baud Rate = Fosc/(4(X+1))	N/A	22

Legend: X = value in SPBRG (0 to 255)



### **BAUD Rate Mismatch**

```
COM29:19200baud - Tera Term VT
File Edit Setup Control Window
                                                                   Ր×ջ≣Ի~ П¦ααх≟
<u>"" | α3<f?αααα "tα30f×y= |" "| ααω</u>μ0f× |" "| | Κ'αC<f?αααααααα030°o
니kanx+
      αf?αααα†αα30
                    fTua~ Haaafx +~ H'a<'~
                                             Liarolat?aaaaa Lt30mf Nmar Liaaf bur Lift ac 'r
¦α?μ<αf?ααα†α†α30fβμα~⊔¦αα°fx |~⊔¦xα<`~
                                            └¦α∩≐<αf?ααα↑ααα30~f∏μα~ └¦αα°f∏"~ └¦≤ `α√f?
...
ααααααα30αf×s≡ ├~└¦α ├└Հf× ├~└¦?<`?α<f?αααααααα030°g
└f ├μα~└¦αβα0f ├"~└¦?``αf?αααααααα3
0μքπμα~ԿαͰΗ× Ի~Կα՝~
                         <u>∐αααέ?αααα†α†30∎έβμα~ ∐αχμχ</u>±
                                                         fβ I~L| waaf?aaaaaaa30°0
fxy≡ ├~└¦αβΣ0f ├ท~└¦у└`~└¦α`ααf?ααααααα030∎ց
                                                            f Nn~L| 'Oa'af?aaaaaaa30 If x≤
≣├∼└¦ɑxfx ├∼└╎fɑ<``~
                     Laxaaf?aaaaaaa13
```



# Common BAUD Rates (Low Speed)

TABLE 16-4: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 0)

BAUD	Fosc = 40 MHz S		SPBRG			SPBRG	value		SPBRG	20 MHz		SPBRG
RATE (Kbps)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-
2.4	NA	-	-	2.40	-0.07	214	2.40	-0.15	162	2.40	+0.16	129
9.6	9.62	+0.16	64	9.55	-0.54	53	9.53	-0.76	40	9.47	-1.36	32
19.2	18.94	-1.36	32	19.10	-0.54	26	19.53	+1.73	19	19.53	+1.73	15
76.8	78.13	+1.73	7	73.66	-4.09	6	78.13	+1.73	4	78.13	+1.73	3
96	89.29	-6.99	6	103.13	+7.42	4	97.66	+1.73	3	104.17	+8.51	2
300	312.50	+4.17	1	257.81	-14.06	1	NA	-	-	312.50	+4.17	0
500	625	+25.00	0	NA	-	-	NA	-	-	NA	-	-
HIGH	625	-	0	515.63	-	0	390.63	-	0	312.50	-	0
LOW	2.44	-	255	2.01	-	255	1.53	-	255	1.22	-	255



# Common BAUD Rates (High Speed)

### TABLE 16-5: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 1)

BAUD	Fosc = 40 MHz		SPBRG			SPBRG	25 [	ИНz	SPBRG	20 MHz		SPBRG
RATE (Kbps)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-
2.4	NA	-	-	NA	-	-	NA	-	-	NA	-	-
9.6	NA	-	-	9.60	-0.07	214	9.59	-0.15	162	9.62	+0.16	129
19.2	19.23	+0.16	129	19.28	+0.39	106	19.30	+0.47	80	19.23	+0.16	64
76.8	75.76	-1.36	32	76.39	-0.54	26	78.13	+1.73	19	78.13	+1.73	15
96	96.15	+0.16	25	98.21	+2.31	20	97.66	+1.73	15	96.15	+0.16	12
300	312.50	+4.17	7	294.64	-1.79	6	312.50	+4.17	4	312.50	+4.17	3
500	500	0	4	515.63	+3.13	3	520.83	+4.17	2	416.67	-16.67	2
HIGH	2500	-	0	2062.50	-	0	1562.50	-	0	1250	-	0
LOW	9.77	-	255	8,06	-	255	6.10	-	255	4.88	-	255

#### 16-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER



R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-1	R/W-0
CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D

bit 7 bit 0

bit 7 CSRC: Clock Source Select bit

Asynchronous mode:

Don't care

Synchronous mode:

- 1 = Master mode (clock generated internally from BRG)
- 0 = Slave mode (clock from external source)
- bit 6 TX9: 9-bit Transmit Enable bit
  - 1 = Selects 9-bit transmission
  - 0 = Selects 8-bit transmission
- bit 5 **TXEN**: Transmit Enable bit
  - 1 = Transmit enabled
  - 0 = Transmit disabled

Note: SREN/CREN overrides TXEN in SYNC mode.

- bit 4 SYNC: USART Mode Select bit
  - 1 = Synchronous mode
  - 0 = Asynchronous mode
- bit 3 Unimplemented: Read as '0'
- bit 2 BRGH: High Baud Rate Select bit

Asynchronous mode:

- 1 = High speed
- 0 = Low speed

Synchronous mode:

Unused in this mode

- bit 1 TRMT: Transmit Shift Register Status bit
  - 1 = TSR empty
  - 0 = TSR full
- bit 0 **TX9D:** 9th bit of Transmit Data

Can be Address/Data bit or a parity bit.

#### RCSTA: RECEIVE STATUS AND CONTROL REGISTER



R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
hit 7					•		hit 0

bit / DIT U

bit 7 SPEN: Serial Port Enable bit

1 = Serial port enabled (configures RX/DT and TX/CK pins as serial port pins)

0 = Serial port disabled

RX9: 9-bit Receive Enable bit bit 6

1 = Selects 9-bit reception

0 = Selects 8-bit reception

SREN: Single Receive Enable bit bit 5

Asynchronous mode:

Don't care

Synchronous mode - Master:

1 = Enables single receive

0 = Disables single receive

This bit is cleared after reception is complete.

Synchronous mode - Slave:

Don't care

CREN: Continuous Receive Enable bit bit 4

Asynchronous mode:

1 = Enables receiver

0 = Disables receiver

Synchronous mode:

1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)

0 = Disables continuous receive

bit 3 ADDEN: Address Detect Enable bit

Asynchronous mode 9-bit (RX9 = 1):

1 = Enables address detection, enable interrupt and load of the receive buffer when RSR<8> is set

0 = Disables address detection, all bytes are received, and ninth bit can be used as parity bit

bit 2 **FERR**: Framing Error bit

1 = Framing error (can be updated by reading RCREG register and receive next valid byte)

0 = No framing error

**OERR**: Overrun Error bit bit 1

1 = Overrun error (can be cleared by clearing bit CREN)

0 = No overrun error

bit 0 RX9D: 9th bit of Received Data

This can be Address/Data bit or a parity bit, and must be calculated by user firmware.




TΧ

GNE

- $F_{osc} = 40 \text{ MHz}$
- find **X** = SPBRG (0-255)
- Desired BAUD Rate = 9600 bps

- High Speed: BAUD = 
$$\frac{F_{osc}}{4*4(X+1)}$$
 =  $\frac{F_{osc}}{16(X+1)}$ 

- Low Speed: BAUD = 
$$\frac{F_{osc}}{4*16(X+1)} = \frac{F_{osc}}{64(X+1)}$$






- $F_{osc} = 40 \text{ MHz}$
- find **X** = SPBRG (0-255)
- Desired BAUD Rate = 9600 bps

- High Speed: BAUD = 
$$\frac{F_{osc}}{4*4(X+1)}$$

- Low Speed: BAUD =  $\frac{F_{osc}}{4*16(X+1)}$ 




Want to slow

**down to 9600** 

$$\begin{array}{c} - \\ 16(X+1) \\ - \\ \hline F_{osc} \end{array}$$

 $\frac{F_{osc}}{64(X+1)}$ 





- $F_{osc} = 40 \text{ MHz}$ , find X = SPBRG (0-255)
- Desired BAUD Rate = 9600 bps

- High Speed: 9600 = 
$$\frac{F_{osc}}{16(X+1)}$$
  $\rightarrow$  X =  $\frac{40MHz}{16*9600}$  - 1 = **259.417**

- Low Speed: 9600 = 
$$\frac{F_{osc}}{64(X+1)}$$
  $\rightarrow$  X =  $\frac{40MHz}{64*9600}$  - 1 = **64.104**



- $F_{osc} = 40 \text{ MHz}$ , find X = SPBRG (0-255)
- Desired BAUD Rate = 9600 bps

> 255

- High Speed: 
$$9600 = \frac{F_{osc}}{16(X+1)} \rightarrow X = \frac{40MHz}{16*9600} - 1 = 259.417$$

- Low Speed: 
$$9600 = \frac{F_{osc}}{64(X+1)} \rightarrow X = \frac{40MHz}{64*9600} - 1 = 64.104$$

<= **255** 


## Select Low Speed and SPBRG = 64

IADEL	10-4:		TIATES			TONOUS			- 0)
BAUD RATE	Fosc = 40 MHz		% value		MHz SPBRG value (decimal)		25 MHz %		SPB valı (decii
(Kbps)	KBAUD	ERROR	(decimal)	KBAUD	ERROR	(decillal)	KBAUD	ERROR	(decii
0.3	NA	-	-	NA	-	-	NA	-	-
1.2	NA	-	-	NA	-	-	NA	-	-
2.4	NA	-	-	2.40	-0.07	214	2.40	-0.15	16
9.6	9.62	+0.16	64	9.55	-0.54	53	9.53	-0.76	40
19.2	18.94	-1.36	32	19.10	-0.54	26	19.53	+1.73	19



# USART: Async. Steps (Polling Ex.)

## Reception





# USART: Async. Steps (Polling Ex.)

## Reception

#### PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1

```
R/W-0
             R/W-0
                                       R-0
                                                 R/W-0
                                                           R/W-0
                                                                      R/W-0
                                                                                 R/W-0
                          R-0
PSPIF<sup>(1)</sup>
             ADIF
                          RCIF
                                      TXIF
                                                 SSPIF
                                                           CCP1IF
                                                                     TMR2IF
                                                                                TMR1IF
bit 7
                                                                                    bit 0
```

bit 5 **RCIF**: USART Receive Interrupt Flag bit


- 1 = The USART receive buffer, RCREG, is full (cleared when RCREG is read)  $_{33}$
- 0 = The USART receive buffer is empty not full (not every bit has arrived yet)



## **USART:** Reception

**FIGURE 16-4:** 

#### USART RECEIVE BLOCK DIAGRAM



bit 5 RCIF: USART Receive Interrupt Flag bit


- 1 = The USART receive buffer, RCREG, is full (cleared when RCREG is read)
- 0 = The USART receive buffer is empty not full (not every bit has arrived yet)

34



# USART: Async. Steps (Polling Ex.)

### **Transmission**



```
TRISCbits.RC6 = 0; //TX is OUTPUT

TRISCbits.RC6 = 0; //Low Speed: 9,600 BAUD for Fosc = 40 MHz

TXSTAbits.SYNC = 0; //Async. Mode

TYPO

TXSTAbits.BRGH = 0; //Low Speed BAUD Rate

RCSTAbits.RX9 = 0; //8-bit Reception

RCSTAbits.SPEN = 1; //Serial Port ENABLED (RX and TX active)

TXSTAbits.TXEN = 1; //Enable Transmitter (turned ON)

while (TXSTAbits.TRMT == 0); //Wait until possible previous

// transmission is done


TXREG = 'P'; //Send one 8-bit byte out
```



# USART: Async. Steps (Polling Ex.)

### **Transmission**

#### TXSTA: TRANSMIT STATUS AND CONTROL REGISTER




bit 1 **TRMT**: Transmit Shift Register Status bit

1 = TSR empty
0 = TSR full — not empty (still has something in it)



## **USART: Transmission**

### FIGURE 16-1: USART TRANSMIT BLOCK DIAGRAM



bit 1 **TRMT**: Transmit Shift Register Status bit

1 = TSR empty

37

0 = TSR full --- not empty (still has something in it)



### **Additional Information**

### SPI

- https://www.youtube.com/watch?v=9hMsNOwY5AQ
- https://learn.sparkfun.com/tutorials/serial-peripheral-interface-spi
- http://ww1.microchip.com/downloads/en/devicedoc/spi.pdf
- https://en.wikipedia.org/wiki/Serial\_Peripheral\_Interface\_Bus

### I2C

- https://www.youtube.com/watch?v=fm13tle5wSc
- https://learn.sparkfun.com/tutorials/i2c
- http://ww1.microchip.com/downloads/en/DeviceDoc/i2c.pdf
- https://en.wikipedia.org/wiki/I%C2%B2C
- USART Async.
  - http://ww1.microchip.com/downloads/en/DeviceDoc/USART.pdf