

The University of Texas at Arlington

Lecture 13 Hardware Connections




CSE 3442/5442 Embedded Systems 1

Based heavily on slides by Dr. Gergely Záruba and Dr. Roger Walker


Power Supply Name Conventions

Typical supply pin labeling				
BJT	FET			
V_{CC}	V_{DD}	V^+	V_{S+}	Positive supply voltage
V_{EE}	V_{SS}	V^-	V_{S-}	Negative supply voltage

BJT
(N-channel)



MOSFET
(N-channel)



PIC18 Packaging Through-Hole

SIP



Single In-Line Package

DIP

Dual In-Line Package

QIP

Quadruple In-Line Package



PIC18 Packaging Surface Mount

SMD

Surface Mount Device

SMT



Surface Mount Technology

PLCC

Plastic Leaded Chip Carrier

TQFP

Thin Quad Flat Pack





Product/Device Naming

PIC18F2420/2520/4420/4520 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.















<u>PART NO.</u>	<u>X</u>	<u>/XX</u>	<u>XXX</u>
Device	Temperature Range	Package	Pattern
Device	PIC18F2420/2520 ⁽¹⁾ , PIC18F4420/4520 ⁽¹⁾ , PIC18F2420/2520T ⁽²⁾ , PIC18F4420/4520T ⁽²⁾ ; VDD range 4.2V to 5.5V PIC18LF2420/2520 ⁽¹⁾ , PIC18LF4420/4520 ⁽¹⁾ , PIC18LF2420/2520T ⁽²⁾ , PIC18LF4420/4520T ⁽²⁾ ; VDD range 2.0V to 5.5V		
Temperature Range	I = -40°C to +85°C (Industrial) E = -40°C to +125°C (Extended)		
Package	PT = TQFP (Thin Quad Flatpack) SO = SOIC SP = Skinny Plastic DIP P = PDIP ML = QFN		
Pattern	QTP, SQTP, Code or Special Requirements (blank otherwise)		

Examples:

- PIC18LF4520-I/P 301 = Industrial temp., PDIP package, Extended VDD limits, QTP pattern #301.
- PIC18LF2420-I/SO = Industrial temp., SOIC package, Extended VDD limits.
- PIC18F4420-I/P = Industrial temp., PDIP package, normal VDD limits.

Note 1: F = Standard Voltage Range
 LF = Wide Voltage Range
2: T = in tape and reel TQFP packages only.

Product/Device Naming

Image	Mouser Part #	Mfr. Part #	Mfr.	Description		Availability	Pricing (USD)
							
 Enlarge	579-PIC18F4520-I/PT	PIC18F4520-I/PT  Available in MultiSIM BLUE	Microchip Technology	8-bit Microcontrollers - MCU 32KB 1536 RAM 36I/O	Datasheet	3,691 In Stock Alternative Packaging	1: \$4.89 10: \$4.07 25: \$3.97 100: \$3.88
 Enlarge	579-PIC18F4520-E/PT	PIC18F4520-E/PT  Available in MultiSIM BLUE	Microchip Technology	8-bit Microcontrollers - MCU 32KB 1536 RAM 36I/O	Datasheet	2,564 In Stock	1: \$5.37 10: \$4.47 25: \$4.37 100: \$4.27
 Enlarge	579-PIC18F4520-I/P	PIC18F4520-I/P  Available in MultiSIM BLUE	Microchip Technology	8-bit Microcontrollers - MCU 32KB 1536 RAM 36I/O	Datasheet Product Info.	1,373 In Stock	1: \$4.98 10: \$4.15 25: \$4.05 100: \$3.95
 Enlarge	579-PIC18F4520-I/ML	PIC18F4520-I/ML  Available in MultiSIM BLUE	Microchip Technology	8-bit Microcontrollers - MCU 32KB 1536 RAM 36I/O	Datasheet	407 In Stock Alternative Packaging	1: \$5.14 10: \$4.28 25: \$4.17 100: \$4.08

PIC Max/Min Ratings

22.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings ^(†)



Ambient temperature under bias	-55°C to +125°C
Storage temperature	-65°C to +150°C
Voltage on any pin with respect to V _{SS} (except V _{DD} , $\overline{\text{MCLR}}$, and RA4)	-0.3V to (V _{DD} + 0.3V)
Voltage on V _{DD} with respect to V _{SS}	-0.3V to +7.5V
Voltage on $\overline{\text{MCLR}}$ with respect to V _{SS} (Note 2)	0V to +13.25V
Voltage on RA4 with respect to V _{SS}	0V to +8.5V
Total power dissipation (Note 1)	1.0W
Maximum current out of V _{SS} pin	300 mA
Maximum current into V _{DD} pin	250 mA
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{DD})	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{DD})	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA, PORTB, and PORTE (Note 3) (combined)	200 mA
Maximum current sourced by PORTA, PORTB, and PORTE (Note 3) (combined)	200 mA
Maximum current sunk by PORTC and PORTD (Note 3) (combined)	200 mA
Maximum current sourced by PORTC and PORTD (Note 3) (combined)	200 mA

Note 1: Power dissipation is calculated as follows:



$$P_{dis} = V_{DD} \times \{I_{DD} - \sum I_{OH}\} + \sum \{(V_{DD} - V_{OH}) \times I_{OH}\} + \sum (V_{OL} \times I_{OL})$$

- 2:** Voltage spikes below V_{SS} at the $\overline{\text{MCLR}}$ /V_{PP} pin, inducing currents greater than 80 mA, may cause latchup. Thus, a series resistor of 50-100Ω should be used when applying a “low” level to the $\overline{\text{MCLR}}$ /V_{PP} pin, rather than pulling this pin directly to V_{SS}.




Sink vs. Source



Sink vs. Source



Sink vs. Source



PIC Max/Min Ratings

22.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings ^(†)

Ambient temperature under bias	-55°C to +125°C
Storage temperature	-65°C to +150°C
Voltage on any pin with respect to V _{SS} (except V _{DD} , $\overline{\text{MCLR}}$, and RA4)	-0.3V to (V _{DD} + 0.3V)
Voltage on V _{DD} with respect to V _{SS}	-0.3V to +7.5V
Voltage on $\overline{\text{MCLR}}$ with respect to V _{SS} (Note 2)	0V to +13.25V
Voltage on RA4 with respect to V _{SS}	0V to +8.5V
Total power dissipation (Note 1)	1.0W
Maximum current out of V _{SS} pin	300 mA
Maximum current into V _{DD} pin	250 mA
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{DD})	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{DD})	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA, PORTB, and PORTE (Note 3) (combined)	200 mA
Maximum current sourced by PORTA, PORTB, and PORTE (Note 3) (combined)	200 mA
Maximum current sunk by PORTC and PORTD (Note 3) (combined)	200 mA
Maximum current sourced by PORTC and PORTD (Note 3) (combined)	200 mA


Note 1: Power dissipation is calculated as follows:

$$P_{dis} = V_{DD} \times \{I_{DD} - \sum I_{OH}\} + \sum \{(V_{DD} - V_{OH}) \times I_{OH}\} + \sum (V_{OL} \times I_{OL})$$

2: Voltage spikes below V_{SS} at the $\overline{\text{MCLR}}$ /V_{PP} pin, inducing currents greater than 80 mA, may cause latchup. Thus, a series resistor of 50-100Ω should be used when applying a “low” level to the $\overline{\text{MCLR}}$ /V_{PP} pin, rather than pulling this pin directly to V_{SS}.


Powering Up & MCLR

PIC18F458



Powering Up & MCLR

PIC18F458



SFR Values Upon Resets


TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Register	Applicable Devices				Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt
ADRESH	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu
ADRESL	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu
ADCON0	242	442	252	452	0000 00-0	0000 00-0	uuuu uu-u
ADCON1	242	442	252	452	00-- 0000	00-- 0000	uu-- uuuu
CCPR1H	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCPR1L	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCP1CON	242	442	252	452	--00 0000	--00 0000	--uu uuuu
CCPR2H	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu
...							
EEDATA	242	442	252	452	0000 0000	0000 0000	uuuu uuuu
EECON1	242	442	252	452	xx-0 x000	uu-0 u000	uu-0 u000
EECON2	242	442	252	452	---- ----	---- ----	---- ----

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. 14



External Crystal

- Reason for parallel capacitors?



- Great video: <https://www.youtube.com/watch?v=5StwZCeNzVU>

External Crystal for the PIC18F452




- | | | |
|----|----------|--|
| 1. | LP | Low Power Crystal |
| 2. | XT | Crystal/Resonator |
| 3. | HS | High Speed Crystal/Resonator |
| 4. | HS + PLL | High Speed Crystal/Resonator with PLL enabled |
| 5. | RC | External Resistor/Capacitor |
| 6. | RCIO | External Resistor/Capacitor with I/O pin enabled |
| 7. | EC | External Clock |
| 8. | ECIO | External Clock with I/O pin enabled |

TABLE 2-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

Ranges Tested:			
Mode	Freq	C1	C2
LP	32.0 kHz	33 pF	33 pF
	200 kHz	15 pF	15 pF
XT	200 kHz	22-68 pF	22-68 pF
	1.0 MHz	15 pF	15 pF
	4.0 MHz	15 pF	15 pF
HS	4.0 MHz	15 pF	15 pF
	8.0 MHz	15-33 pF	15-33 pF
	20.0 MHz	15-33 pF	15-33 pF
	25.0 MHz	15-33 pF	15-33 pF

External or Internal Crystal for the PIC18F4520



1. LP Low-Power Crystal
2. XT Crystal/Resonator
3. HS High-Speed Crystal/Resonator
4. HSPLL High-Speed Crystal/Resonator with PLL enabled
5. RC External Resistor/Capacitor with Fosc/4 output on RA6
6. RCIO External Resistor/Capacitor with I/O on RA6
7. INTIO1 Internal Oscillator with Fosc/4 output on RA6 and I/O on RA7
8. INTIO2 Internal Oscillator with I/O on RA6 and RA7
9. EC External Clock with Fosc/4 output
10. ECIO External Clock with I/O on RA6





TABLE 2-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR


Osc Type	Crystal Freq	Typical Capacitor Values Tested:	
		C1	C2
LP	32 kHz	30 pF	30 pF
XT	1 MHz	15 pF	15 pF
	4 MHz	15 pF	15 pF
HS	4 MHz	15 pF	15 pF
	10 MHz	15 pF	15 pF
	20 MHz	15 pF	15 pF
	25 MHz	0 pF	5 pF
	25 MHz	15 pF	15 pF ¹⁷

On-Chip Reset Circuit Simplified Diagram (452)



Brown-Out Reset (BOR) Voltage

- Sometimes the V_{DD} (positive supply) can drop below the desired level (+5V)
- This can cause CPU issues and unreliable operation (instr. execution, I/O, ADC, etc.)
- You may specify a **BORV threshold level** where the PIC “resets” automatically if the V_{DD} falls below
- **V_{BOR} options:** 2.5, 2.7, 4.2, and 4.5 V (for 452)







Watchdog Timer (WDT) Reset

- PIC can automatically reset itself when code execution is hung up or non-logical
 - User must clear/restart the WDT periodically
 - Infinite loop, malfunctioning peripherals, etc.
 - Can be used as a makeshift debugger
- Programmer can enable or disable and set the **time-out period**
 - Possible *ms* – *100xsec* range
- Clear the WDT (prevent a reset) by using
 - *CLRWDT*

FIGURE 4-2: PROGRAM MEMORY MAP AND STACK FOR PIC18F452/252



Configuration Registers

452

TABLE 19-1: CONFIGURATION BITS AND DEVICE IDS

File Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value
300001h	CONFIG1H	—	—	$\overline{\text{OSCSN}}$	—	—	FOSC2	FOSC1	FOSC0	--1- -111
300002h	CONFIG2L	—	—	—	—	BORV1	BORV0	BOREN	$\overline{\text{PWRTN}}$	---- 1111
300003h	CONFIG2H	—	—	—	—	WDTPS2	WDTPS1	WDTPS0	WDTEN	---- 1111
300005h	CONFIG3H	—	—	—	—	—	—	—	CCP2MX	---- ---1
300006h	CONFIG4L	$\overline{\text{DEBUG}}$	—	—	—	—	LVP	—	STVREN	1--- -1-1
300008h	CONFIG5L	—	—	—	—	CP3	CP2	CP1	CP0	---- 1111
300009h	CONFIG5H	CPD	CPB	—	—	—	—	—	—	11-- ----
30000Ah	CONFIG6L	—	—	—	—	WRT3	WRT2	WRT1	WRT0	---- 1111
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	—	—	—	—	—	111- ----
30000Ch	CONFIG7L	—	—	—	—	EBTR3	EBTR2	EBTR1	EBTR0	---- 1111
30000Dh	CONFIG7H	—	EBTRB	—	—	—	—	—	—	-1-- ----
3FFFFEh	DEVID1	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	(1)
3FFFFFh	DEVID2	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	0000 0100



Configuration Registers

4520

TABLE 23-1: CONFIGURATION BITS AND DEVICE IDs

File Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value
300001h	CONFIG1H	IESO	FCMEN	—	—	FOSC3	FOSC2	FOSC1	FOSC0	00-- 0111
300002h	CONFIG2L	—	—	—	BORV1	BORV0	BOREN1	BOREN0	$\overline{\text{PWRTEN}}$	---1 1111
300003h	CONFIG2H	—	—	—	WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDTEN	---1 1111
300005h	CONFIG3H	MCLRE	—	—	—	—	LPT1OSC	PBADEN	CCP2MX	1--- -011
300006h	CONFIG4L	$\overline{\text{DEBUG}}$	XINST	—	—	—	LVP	—	STVREN	10-- -1-1
300008h	CONFIG5L	—	—	—	—	CP3 ⁽¹⁾	CP2 ⁽¹⁾	CP1	CP0	---- 1111
300009h	CONFIG5H	CPD	CPB	—	—	—	—	—	—	11-- ----
30000Ah	CONFIG6L	—	—	—	—	WRT3 ⁽¹⁾	WRT2 ⁽¹⁾	WRT1	WRT0	---- 1111
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	—	—	—	—	—	111- ----
30000Ch	CONFIG7L	—	—	—	—	EBTR3 ⁽¹⁾	EBTR2 ⁽¹⁾	EBTR1	EBTR0	---- 1111
30000Dh	CONFIG7H	—	EBTRB	—	—	—	—	—	—	-1-- ----
3FFFFEh	DEVID1 ⁽¹⁾	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	xxxx xxxx ⁽²⁾
3FFFFFh	DEVID2 ⁽¹⁾	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	0000 1100

CONFIG1H - Oscillator

REGISTER 19-1: CONFIGURATION REGISTER 1 HIGH (CONFIG1H: BYTE ADDRESS 300001h)

U-0	U-0	R/P-1	U-0	U-0	R/P-1	R/P-1	R/P-1
—	—	$\overline{\text{OSCSN}}$	—	—	FOSC2	FOSC1	FOSC0
bit 7							bit 0

bit 7-6 **Unimplemented:** Read as '0'

bit 5 **OSCSN:** Oscillator System Clock Switch Enable bit

1 = Oscillator system clock switch option is disabled (main oscillator is source)

0 = Oscillator system clock switch option is enabled (oscillator switching is enabled)

bit 4-3 **Unimplemented:** Read as '0'

bit 2-0 **FOSC2:FOSC0:** Oscillator Selection bits

111 = RC oscillator w/ OSC2 configured as RA6

110 = HS oscillator with PLL enabled/Clock frequency = (4 x Fosc)

101 = EC oscillator w/ OSC2 configured as RA6

100 = EC oscillator w/ OSC2 configured as divide-by-4 clock output

011 = RC oscillator

010 = HS oscillator

001 = XT oscillator

000 = LP oscillator

CONFIG2L – Initial Transients

REGISTER 19-2: CONFIGURATION REGISTER 2 LOW (CONFIG2L: BYTE ADDRESS 300002h)

U-0	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1
—	—	—	—	BORV1	BORV0	BOREN	$\overline{\text{PWRTEN}}$
bit 7				bit 0			

bit 7-4 **Unimplemented:** Read as '0'

bit 3-2 **BORV1:BORV0:** Brown-out Reset Voltage bits

11 = VBOR set to 2.5V

10 = VBOR set to 2.7V

01 = VBOR set to 4.2V

00 = VBOR set to 4.5V

bit 1 **BOREN:** Brown-out Reset Enable bit

1 = Brown-out Reset enabled

0 = Brown-out Reset disabled

bit 0 **$\overline{\text{PWRTEN}}$:** Power-up Timer Enable bit

1 = PWRT disabled

0 = PWRT enabled

CONFIG2H – Rottweilers

REGISTER 19-3: CONFIGURATION REGISTER 2 HIGH (CONFIG2H: BYTE ADDRESS 300003h)

U-0	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1
—	—	—	—	WDTPS2	WDTPS1	WDTPS0	WDTEN
bit 7				bit 0			

bit 7-4 **Unimplemented:** Read as '0'

bit 3-1 **WDTPS2:WDTPS0:** Watchdog Timer Postscale Select bits

111 = 1:128

110 = 1:64

101 = 1:32

100 = 1:16

011 = 1:8

010 = 1:4

001 = 1:2

000 = 1:1

bit 0 **WDTEN:** Watchdog Timer Enable bit

1 = WDT enabled

0 = WDT disabled (control is placed on the SWDTEN bit)




Configuration Bit Settings

```
#pragma config OSC = HS           // Oscillator Selection bits (HS oscillator)
#pragma config FCMEN = OFF        // Fail-Safe Clock Monitor Enable bit (Fail-Safe Clock Monitor disabled)
#pragma config IESO = OFF        // Internal/External Oscillator Switchover bit (Oscillator Switchover disabled)
#pragma config PWRT = OFF        // Power-up Timer Enable bit (PWRT disabled)
#pragma config BOREN = OFF        // Brown-out Reset Enable bits (Brown-out Reset disabled in hardware)
#pragma config BORV = 3          // Brown Out Reset Voltage bits (Minimum setting)
#pragma config WDT = OFF         // Watchdog Timer Enable bit (WDT disabled (control is placed by software))
#pragma config WDTPS = 32768     // Watchdog Timer Postscale Select bits (1:32768)
#pragma config CCP2MX = PORTC     // CCP2 MUX bit (CCP2 input/output is multiplexed with RC1)
#pragma config PBADEN = OFF       // PORTB A/D Enable bit (PORTB<4:0> pins are configured as analog input pins)
#pragma config LPT1OSC = OFF      // Low-Power Timer1 Oscillator Enable bit (Timer1 configured for low power operation)
#pragma config MCLRE = ON         // MCLR Pin Enable bit (MCLR pin enabled; RE3 input pin disabled)
```



Config Bit Settings MPLAB X IDE



**Create a new project
or
Edit an existing project**



Config Bit Settings MPLAB X IDE

MPLAB X IDE v4.00 - Lecture13_1 : default

File Edit View Navigate Source Refactor Production Debug Team Tools Window Help

Search (Ctrl+I)

bank 0 How do I? keyword(s)

Source History

1 /*
2 * File: Main13_1.c
3 * Author:
4 *
5 * Created on November
6 */
7
8
9 #include <xc.h>
10
11 void main(void) {
12 return;
13 }
14
15
16
17

Window

- Xplained
- Projects Ctrl+1
- Files Ctrl+2
- Classes Ctrl+9
- Favorites Ctrl+3
- Services Ctrl+5
- Dashboard
- Navigator Ctrl+7
- Action Items Ctrl+6
- Tasks Ctrl+Shift+6
- Output Ctrl+4
- Editor Ctrl+0
- Debugging
- Web
- IDE Tools
- PIC Memory Views
 - Program Memory
 - File Registers
 - SFRs
 - Configuration Bits
 - EE Data Memory
 - Hardware Stack
 - User ID Memory
- Simulator
- Configure Window
- Reset Windows
- Close Window Ctrl+W
- Close All Documents Ctrl+Shift+W
- Close Other Documents
- Document Groups
- Documents... Shift+F4

➤ Window
➤ PIC Memory Views
➤ Configuration Bits

Program Memory Logic Analyzer File Registers I/O Pins Configuration Bits Configuration Bits



Config Bit Settings MPLAB X IDE

MPLAB X IDE v4.00 - Lecture13_1 : default

File Edit View Navigate Source Refactor Production Debug Team Tools Window Help

Search (Ctrl+F)

default PC: 0x0 n ov z dc c : W:0x0 : bank 0 How do I? Keyword(s)

Main13_1.c x Source History

```
1 /*
2  * File:    Main13_1.c
3  * Author:
4  *
5  * Created on November 1, 2017, 11:34 AM
6  */
7
8
9 #include <xc.h>
```

**Formatted table
appears to allow your
configuration settings**

Address	Name	Value	Field	Option	Category	Setting	
300001	CONFIG1H 07	OSC	RCIO6	Oscillator Selection bits			External RC oscillator, port function on RA6
		FCMEN	OFF	Fail-Safe Clock Monitor Enable bit			Fail-Safe Clock Monitor disabled
		IESO	OFF	Internal/External Oscillator Switchover bit			Oscillator Switchover mode disabled
300002	CONFIG2L 1F	PWRT	OFF	Power-up Timer Enable bit			PWRT disabled
		BOREN	SBORDIS	Brown-out Reset Enable bits			Brown-out Reset enabled in hardware only (SBOREN is disabled)
		BORV	3	Brown Out Reset Voltage bits			Minimum setting
300003	CONFIG2H 1F	WDT	ON	Watchdog Timer Enable bit			WDT enabled
		WDTPS	32768	Watchdog Timer Postscale Select bits			1:32768
300005	CONFIG3H 83	CCP2MX	PORTC	CCP2 MUX bit			CCP2 input/output is multiplexed with RC1
		PBADEN	ON	PORTB A/D Enable bit			PORTB<4:0> pins are configured as analog input channels on Reset
		LPT1OSC	OFF	Low-Power Timer1 Oscillator Enable bit			Timer1 configured for higher power operation
300006	CONFIG4L 85	MCLR	ON	MCLR Pin Enable bit			MCLR pin enabled; RE3 input pin disabled
		STVREN	ON	Stack Full/Underflow Reset Enable bit			Stack full/underflow will cause Reset
		LVP	OFF	Single-Supply ICSP Enable bit			Single-Supply ICSP enabled
		XINST	OFF	Extended Instruction Set Enable bit			Instruction set extension and Indexed Addressing mode disabled (Legacy mode)

Memory Configuration Bits Format Read/Write Generate Source Code to Output

Program Memory Logic Analyzer File Registers I/O Pins Configuration Bits Configuration Bits Configuration Bits 30

Memory Configuration Bits Format Read/Write Generate Source Code to Output

Program Memory Logic Analyzer File Registers I/O Pins Configuration Bits Configuration Bits Configuration Bits



Config Bit Settings MPLAB X IDE

MPLAB X IDE v4.00 - Lecture13_1 : default

File Edit View Navigate Source Refactor Production Debug Team Tools Window Help

PC: 0x0 n ov z dc c : W:0x0 : bank 0 How do I? Keyword(s)

Main13_1.c x Source History Output x Prebuilt (Load) x Project Loading Error x Configuration Loading Error x Config Bits Source x

```
1 /*
2  * File:    Main13_1.c
3  * Author:
4  *
5  * Created on November 1, 2017, 11:34 AM
6  */
7
8
9 #include <xc.h>
```

Click “Generate Source Code to Output”

```
// CONFIG2H
#pragma config WDT = ON           // Watchdog Timer Enable bit (WDT enabled)
#pragma config WDTPS = 32768      // Watchdog Timer Postscale Select bits (1:32768)

// CONFIG3H
#pragma config CCP2MX = PORTC      // CCP2 MUX bit (CCP2 input/output is multiplexed with RC
#pragma config PBADEN = ON         // PORTB A/D Enable bit (PORTB<4:0> pins are configured a
#pragma config LPT1OSC = OFF       // Low-Power Timer1 Oscillator Enable bit (Timer1 configur
#pragma config MCLRE = ON          // MCLR Pin Enable bit (MCLR pin enabled; RE3 input pin d

// CONFIG4L
#pragma config STVREN = ON         // Stack Full/Underflow Reset Enable bit (Stack full/unde
#pragma config LVP = ON            // Single-Supply ICSP Enable bit (Single-Supply ICSP enab
#pragma config XINST = OFF         // Extended Instruction Set Enable bit (Instruction set e

// CONFIG5L
#pragma config CP0 = OFF           // Code Protection bit (Block 0 (000800-001FFFh) not code
#pragma config CP1 = OFF           // Code Protection bit (Block 1 (002000-003FFFh) not code
#pragma config CP2 = OFF           // Code Protection bit (Block 2 (004000-005FFFh) not code
#pragma config CP3 = OFF           // Code Protection bit (Block 3 (006000-007FFFh) not code

// CONFIG5H
#pragma config CPB = OFF           // Boot Block Code Protection bit (Boot block (000000-000
#pragma config CPD = OFF           // Data EEPROM Code Protection bit (Data EEPROM not code-

// CONFIG6L
#pragma config WDTA = OFF          // Watchdog Timer Enable bit (WDT enabled)
```

Address	Name	Value	Field	Option	Category	Setting
300001	CONFIG1H 07		OSC	RCIO6	Oscillator Selection bits	External RC oscillator, port function on RA6
			FCMEN	OFF	Fail-Safe Clock Monitor Enable bit	Fail-Safe Clock Monitor disabled
			IESO	OFF	Internal/External Oscillator Switchover bit	Oscillator Switchover mode disabled
300002	CONFIG2L 1F		PWRT	OFF	Power-up Timer Enable bit	PWRT disabled
			BOREN	SBORDIS	Brown-out Reset Enable bits	Brown-out Reset enabled in hardware only (SBOREN is disabled)
			BORV	3	Brown Out Reset Voltage bits	Minimum setting
300003	CONFIG2H 1F		WDT	ON	Watchdog Timer Enable bit	WDT enabled
			WDTPS	32768	Watchdog Timer Postscale Select bits	1:32768
300005	CONFIG3H 83		CCP2MX	PORTC	CCP2 MUX bit	CCP2 input/output is multiplexed with RC1
			PBADEN	ON	PORTB A/D Enable bit	PORTB<4:0> pins are configured as analog input channels on Reset
			LPT1OSC	OFF	Low-Power Timer1 Oscillator Enable bit	Timer1 configured for higher power operation
			MCLRE	ON	MCLR Pin Enable bit	MCLR pin enabled; RE3 input pin disabled
300006	CONFIG4L 85		STVREN	ON	Stack Full/Underflow Reset Enable bit	Stack full/underflow will cause Reset
			LVP	ON	Single-Supply ICSP Enable bit	Single-Supply ICSP enabled
			XINST	OFF	Extended Instruction Set Enable bit	Instruction set extension and Indexed Addressing mode disabled (Legacy mode)

Memory Configuration Bits Format Read/Write Generate Source Code to Output



Config Bit Settings MPLAB X IDE

MPLAB X IDE v4.00 - Lecture13_1 : default

File Edit View Navigate Source Refactor Production Debug Team Tools Window Help

default PC: 0x0 n ov z dc c : W:0x0 : bank 0 How do I? keyword(s)

Source History

Main13_1.c

```
1 /*
2  * File:    Main13_1.c
3  * Author:
4  *
5  * Created on November 1, 2017,
6  */
7
8
9 #include <xc.h>
10
11 void main(void) {
12     return;
13 }
14
15
16
17
```

Output

Project Loading Warning x Lecture7_1.X.prebuilt (Load) x Project Loading Error x Configuration Loading Error x Config Bits Source x

```
// CONFIG1H
#pragma config WDT = ON           // Watchdog Timer Enable bit (WDT enabled)
#pragma config WDTPS = 32768     // Watchdog Timer Postscale Select bits (1:32768)

// CONFIG1H
#pragma config CCP2MX = PORTC    // CCP2 MUX bit (CCP2 input/output is multiplexed with RC1)
#pragma config PBADEN = ON       // PORTB A/D Enable bit (PORTB<4:0> pins are configured as analog input channels on Reset)
#pragma config LPT1OSC = OFF     // Low-Power Timer1 Oscillator Enable bit (Timer1 configured for higher power operation)
#pragma config MCLRE = ON        // MCLR Pin Enable bit (MCLR pin enabled; RE3 input pin disabled)

// CONFIG4L
#pragma config STVREN = ON       // Stack Full/Underflow Reset Enable bit (Stack full/underflow will cause Reset)
#pragma config LVP = ON         // Single-Supply ICSP Enable bit (Single-Supply ICSP enabled)
#pragma config XINST = OFF      // Extended Instruction Set Enable bit (Instruction set extension and Indexed Addressing mode disabled (Legacy mode))

// CONFIG5L
#pragma config CP0 = OFF         // Code Protection bit (Block 0 (000800-001FFFh) not code-protected)
#pragma config CP1 = OFF         // Code Protection bit (Block 1 (002000-003FFFh) not code-protected)
#pragma config CP2 = OFF         // Code Protection bit (Block 2 (004000-005FFFh) not code-protected)
#pragma config CP3 = OFF         // Code Protection bit (Block 3 (006000-007FFFh) not code-protected)

// CONFIG5H
#pragma config CPB = OFF         // Boot Block Code Protection bit (Boot block (000000-0007FFFh) not code-protected)
#pragma config CPD = OFF         // Data EEPROM Code Protection bit (Data EEPROM not code-protected)

// CONFIG6L
#pragma config WR0 = OFF         // Write Protection bit (Block 0 (000800-001FFFh) not write-protected)
#pragma config WR1 = OFF         // Write Protection bit (Block 1 (002000-003FFFh) not write-protected)
#pragma config WR2 = OFF         // Write Protection bit (Block 2 (004000-005FFFh) not write-protected)
#pragma config WR3 = OFF         // Write Protection bit (Block 3 (006000-007FFFh) not write-protected)

// CONFIG6H
#pragma config WRTC = OFF        // Configuration Register Write Protection bit (Configuration registers (300000-300FFFh) not write-protected)
#pragma config WRTB = OFF        // Boot Block Write Protection bit (Boot block (000000-0007FFFh) not write-protected)
#pragma config WRTD = OFF        // Data EEPROM Write Protection bit (Data EEPROM not write-protected)

// CONFIG7L
#pragma config EBTR0 = OFF       // Table Read Protection bit (Block 0 (000800-001FFFh) not protected from table reads executed in other blocks)
#pragma config EBTR1 = OFF       // Table Read Protection bit (Block 1 (002000-003FFFh) not protected from table reads executed in other blocks)
#pragma config EBTR2 = OFF       // Table Read Protection bit (Block 2 (004000-005FFFh) not protected from table reads executed in other blocks)
#pragma config EBTR3 = OFF       // Table Read Protection bit (Block 3 (006000-007FFFh) not protected from table reads executed in other blocks)

// CONFIG7H
#pragma config EBTRB = OFF       // Boot Block Table Read Protection bit (Boot block (000000-0007FFFh) not protected from table reads executed in other blocks)

// #pragma config statements should precede project file includes.
// Use project enums instead of #define for ON and OFF.

#include <xc.h>
```

Select All and Copy


32

Program Memory Logic Analyzer File Registers I/O Pins Configuration Bits Configuration Bits Configuration Bits

11:18 INS



Config Bit Settings MPLAB X IDE





Config Bit Settings MPLAB X IDE

MPLAB X IDE v4.00 - Lecture13_1 : default

File Edit View Navigate Source Refactor Production Debug Team Tools Window Help

Search (Ctrl+I)

default PC: 0x0 n ov z dc c : W:0x0 : bank 0 How do I? keyword(s)

Main13_1.c


```
1 /*
2  * File:   Main13_1.c
3  * Author:
4  *
5  * Created on November 1, 2017, 11:34 AM
6  */
7
8
9 #include <xc.h>
10
11
12 // PIC18F4520 Configuration Bit Settings
13
14 // 'C' source line config statements
15
16 // CONFIG1H
17 #pragma config OSC = RCIO6      // Oscillator Selection bits (External RC oscillator, port function on RA6)
18 #pragma config FCMEN = OFF      // Fail-Safe Clock Monitor Enable bit (Fail-Safe Clock Monitor disabled)
19 #pragma config IESO = OFF      // Internal/External Oscillator Switchover bit (Oscillator Switchover mode disabled)
20
21 // CONFIG2L
22 #pragma config PWRT = OFF      // Power-up Timer Enable bit (PWRT disabled)
23 #pragma config BOREN = SBORDIS  // Brown-out Reset Enable bits (Brown-out Reset enabled in hardware only (SBOREN is disabled))
24 #pragma config BORV = 3        // Brown Out Reset Voltage bits (Minimum setting)
25
26 // CONFIG2H
27 #pragma config WDT = ON        // Watchdog Timer Enable bit (WDT enabled)
28 #pragma config WDTPS = 32768   // Watchdog Timer Postscale Select bits (1:32768)
29
30 // CONFIG3H
```


Paste all the config bits
and you're done

Program Memory Logic Analyzer File Registers I/O Pins Configuration Bits Configuration Bits Configuration Bits

34 77:1 INS

Software Program Flow





```

00010 R1 equ 0x07
00011 R2 equ 0x08
00012 R3 equ 0x09

```

OPCODE

```

00000 6A93
00002 0E55
00004 6E81
00006 1E81
00008 EC78 F094
0000C D7FC
00014 ORG 0
00015 CLRF TRISB
00016 MOV LW 0x55
00017 MOV WF PORTB
00018 L3 COMF PORTB, F
00019 CALL QDELAY
00020 BRA L3

```

MOVLW

Move literal to W

Syntax: [label] MOVLW k

Operands: $0 \leq k \leq 255$

Operation: $k \rightarrow W$

Status Affected: None

Encoding:

0000	1110	kkkk	kkkk
------	------	------	------

0b1110 = 0xE

```

00023 ;-----1/4 SECC
128F0
128F0 QDELAY
128F0 0E02
128F2 6E07
128F4 0EFA
128F6 6E08
128F8 0EFA
128FA 6E09
128FC 0000
128FE 0000
2900 0609
2902 E1FC
2904 0608
2906 E1F8
2908 0607
290A E1F4
290C 0012
00024 ORG 128F0H
00025 QDELAY
00026 MOV LW D'2'
00027 MOV WF R1
00028 D1 MOV LW D'250'
00029 MOV WF R2
00030 D2 MOV LW D'250'
00031 MOV WF R3
00032 D3 NOP
00033 NOP
00034 DECF R3, F
00035 BNZ D3
00036 DECF R2, F
00037 BNZ D2
00038 DECF R1, F
00039 BNZ D1
00040 RETURN
00041 END

```

MOVWF

Move W to f

Syntax: [label] MOVWF f[,a]

Operands: $0 \leq f \leq 255$
 $a \in [0,1]$

Operation: $(W) \rightarrow f$

Status Affected: None

Encoding:

0110	111a	ffff	ffff
------	------	------	------

0b0110 111a
= 0x6E or 0x6F



Format Name	Format Type	File Extension	Max. ROM Address
Intel Hex format	INHX8M	.hex	16-bit address
Intel Hex 32 format	INHX32	.hex	32-bit address
Intel Split Hex	INHX8S	.hxl and .hxx	16-bit address for each

INH8M

```
:BB AAAA TT HHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHH CC  
:10 0000 00 936A550E816E811EO7ECOOF0FCDD7O2OE 3C  
:10 0010 00 O76EFAOE086EFAOE096EOOOOOOOOOO9O6 5F  
:OC 0020 00 FCE10806F8E10706F4E11200 1C  
  
:O3 0001 00 2202OE CA  
:O1 0006 00 80 79  
:O6 0008 00 OFCOOFE00F40 E5  
:OO 0000 01 FF
```

INH32

```
:BB AAAA TT HHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHH CC  
:02 0000 04 0000 FA  
:0E 0000 00 936A550E816E811E78EC94F0FCDD 49  
:02 0000 04 0001 F9  
:10 28F0 00 020E076EFA0E086EFA0E096E00000000 56  
:0E 2900 00 0906FCE10806F8E10706F4E11200 02  
:02 0000 04 0030 CA  
:06 0001 00 22020E830180 C3  
:06 0008 00 FF0CFFFE0FF40 15  
:00 0000 01 FF
```



HEX File Content

INHX8M

```
31 :1007D0001200FFFFDAD7FFFFFFFF000E046E020ECC
32 :1007E000036E000E066E000E056E000E066E000E05
33 :1007F000056E09D0FFFF026EE20E016E025032EC70
34 :1008000004F0054A062AFF0650800A026E0350D4
35 :10081000055C0450800A0258D8B01200FFFFEAD7E6
36 :10082000FFFFFFFF8E0EC16EE10E926EDC0E936E27
37 :10083000D00E946E0F0E956E000E966E100E806E9A
38 :100840000B6E000E0E6E0B5087EC03F01200FFFEAD4
```

BB (count byte): how many DATA bytes in the line, max value 0x10 (16)

AAAA (address): ROM address space where data needs to go

TT (type): 00 means hex file is continuing, 01 means it is over (EOF)

HHH...HHH (data): opcode and data/location, at most 16 in a line – see BB


CC (checksum): to ensure integrity of incoming hex code

```
41 BB AAAA TT HHHH.....HHHH CC
42 :10 0860 00 1200 FFFF FFFF FFFF 190E FFFF E82E FDD7 6D
43 :10 0870 00 012E F9D7 1200 FFFF 0E6A 000E F86E 0001 7C
44 :04 0880 00 19EF 03F0 79
```

Checksum

- **Calculate Checksum Byte**
 1. Add all bytes together and drop the carries (mask anything above 8 bits)
 2. Take the 2's complement of the sum, and that is now your checksum byte
 3. Append as the last byte in the series in the HEX file row
- **Check Integrity** (perform checksum operation)
 1. Add all bytes together with checksum byte
 - If bottom 8 bits == ZERO → NO CORRUPTION
 - If bottom 8 bits != ZERO → SOMETHING'S WRONG

41	BB	AAAA	TT	HHHH.....HHHH	CC
42	:10	0860	00	1200 FFFF FFFF FFFF 190E FFFF E82E FDD7	6D
43	:10	0870	00	012E F9D7 1200 FFFF 0E6A 000E F86E 0001	7C
44	:04	0880	00	19EF 03F0	79



• Calculate checksum byte

1. Add all bytes together and drop the carries (mask anything above 8 bits)
2. Take the 2's complement of the sum, and that is now your checksum byte
3. Append as the last byte in the series in the HEX file row

Data to Send

0x04

0x08

0x80

+ 0x00

0x19

0xEF

0x03

0xF0

0x287 = 0b 10 1000 0111

41	BB	AAAA	TT	HHHH.....HHHH	CC
42	:10	0860	00	1200 FFFF FFFF FFFF 190E FFFF E82E FDD7	6D
43	:10	0870	00	012E F9D7 1200 FFFF 0E6A 000E F86E 0001	7C
44	:04	0880	00	19EF 03F0	79

• Calculate checksum byte

1. Add all bytes together and drop the carries (mask anything above 8 bits)
2. Take the 2's complement of the sum, and that is now your checksum byte
3. Append as the last byte in the series in the HEX file row

Data to Send

	0x04
	0x08
	0x80
+	0x00
	0x19
	0xEF
	0x03
	0xF0
<hr/>	
0x287 = 0b 10	1000 0111

Take 2's Complement

0x87 = 0b 1000 0111	
	1000 0111
Invert	0111 1000
Add 1	+ 1
<hr/>	
	0111 1001
	= 0x79

0x79 is your Checksum Byte

41	BB	AAAA	TT	HHHH.....HHHH	CC
42	:10	0860	00	1200 FFFF FFFF FFFF 190E FFFF E82E FDD7	6D
43	:10	0870	00	012E F9D7 1200 FFFF 0E6A 000E F86E 0001	7C
44	:04	0880	00	19EF 03F0	79

Check integrity (perform checksum operation)

- Add all bytes together with checksum byte (**0x79**)
 - If bottom 8 bits == ZERO → NO CORRUPTION
 - If bottom 8 bits != ZERO → SOMETHING'S WRONG

Data Sent (truth)

0x04
 0x08
 0x80
 0x00
 0x19
 0xEF
 0x03
 0xF0

Data Received (GOOD)

0x04
 0x08
 0x80
 + 0x00
 0x19
 0xEF
 0x03
 0xF0
 0x79

0x300 = 0b 11 0000 0000

41	BB	AAAA	TT	HHHH.....HHHH	CC
42	:10	0860	00	1200 FFFF FFFF FFFF 190E FFFF E82E FDD7	6D
43	:10	0870	00	012E F9D7 1200 FFFF 0E6A 000E F86E 0001	7C
44	:04	0880	00	19EF 03F0	79

Check integrity (perform checksum operation)

- Add all bytes together with checksum byte (**0x79**)
 - If bottom 8 bits == ZERO → NO CORRUPTION
 - If bottom 8 bits != ZERO → SOMETHING'S WRONG

Data Sent (truth)

0x04
0x08
0x80
0x00
0x19
0xEF
0x03
0xF0

Data Received (GOOD)

	0x04
	0x08
	0x80
+	0x00
	0x19
	0xEF
	0x03
	0xF0
	0x79
<hr/>	
0x300 = 0b 11	0000 0000

Data Received (BAD)


	0x04
	0x09
	0x80
+	0x00
	0x19
	0xEF
	0x03
	0xF0
	0x79
<hr/>	
0x301 = 0b 11	0000 0001

Can't trust data

We have the Hex File, What Now?




- Need to burn/flash the .hex file onto the microcontroller



- Three methods:



- **Off-circuit (OCSP):** the microcontroller is programmed as a stand alone chip and is then inserted into the circuit
- **In-circuit (ICSP):** microcontroller has to set aside pins that are used to program it while inside the circuit
- **Boot loader:** a special code running on the microcontroller, allowing it to accept code from any of its interfaces (boot loader needs to be burned with one of the previous two methods beforehand)



PicKit 3 - ICSP

Target Connector Pinout

Pin	Signal
1	MCLR/VPP
2	VDD Target
3	Vss Ground
4	PGD (ICSPDAT)
5	PGC (ICSPCLK)
6	PGM (LVP)




Pin Description*

- 1 = MCLR/VPP
- 2 = VDD Target
- 3 = Vss (ground)
- 4 = PGD (ICSPDAT)
- 5 = PGC (ICSPCLK)
- 6 = PGM (LVP)

Pin 1 Indicator

PICKit 3 Internal Circuitry (simplified)






Boot loader

- See our QwikFlash boards (old method)
- Takes away ROM space from the developer
- Can use any communication methods available to the microcontroller (SPI, I2C, etc.)
 - But slower
- Code space for boot loader must be reserved and protected
- May be a good choice for development but usually not for final product

Boot Loader in Program ROM



Questions?