# 國立高雄科技大學電子工程系(第一校區)

## 硬體描述語言

Lab 2-1

指導教授:陳銘志

班 級:電子三甲

學生姓名:蕭詠釗

學 號: C111112132

### Lab 2-1.

#### Lab. 2: 4-bit Ripple Carry Full Adder (Chap. 5)

#### 題目說明:

1. 請利用 Gate-Level 寫法,透過 Vivado 模擬 4-bit Ripple Carry Full Adder。


--第一題作答區--主(電路)程式 `timescale 1ns / 1ps module adder(S,C4,A,B,C0); input [3:0] A,B; input C0; output [3:0] S; output C4; wire C1, C2, C3; fulladder FA0(S[0], C1,A[0],B[0],C0); fulladder FA1(S[1], C2,A[1],B[1],C1); fulladder FA2(S[2], C3,A[2],B[2],C2); fulladder FA3(S[3], C4,A[3],B[3],C3); endmodule module fulladder (S,C,x,y,z); input x,y,z; output S,C; assign  $C = ((x^y) \& z) | (x \& y);$ assign S=x^y^z; endmodule


```
测試程式(testbench)


Timescale Ins / Ips

module Sim();
reg C0;
reg [3:0] A;
reg [3:0] B;
wire C4;
wire C4;
wire [3:0] S;
```


```
adder uut(S,C4,A,B,C0);
initial
begin
$monitor
(\text{time}, \text{A}=\%b, B=\%b, C_{\text{in}}=\%b, ---C_{\text{OUT}}=\%b, SUM=\%b \text{'n''}, A, B, C0, C4, S);
end
initial
begin
#100 A=4'b1100;B=4'b0110;C0=1'b0;
#100 A=4'b0010;B=4'b0000;C0=1'b0;
#100 A=4'b0010;B=4'b0110;C0=1'b0;
#100 A=4'b1010;B=4'b0100;C0=1'b0;
#100 A=4'b1111;B=4'b1001;C0=1'b0;
#100 A=4'b1100;B=4'b0110;C0=1'b1;
#100 A=4'b0010;B=4'b0000;C0=1'b1;
#100 A=4'b0010;B=4'b0110;C0=1'b1;
#100 A=4'b1010;B=4'b0100;C0=1'b1;
#100 A=4'b1111;B=4'b1001;C0=1'b1;
end
initial #1100 $finish;
endmodule
```







Behavioral Simulation Waveform(含 \$monitor)



(作業請於兩週內交,遲交零分計算)