

**GigaDevice Semiconductor Inc.**

**Device limitations of GD32F47x/F42x**

**Errata Sheet**

# Table of Contents

|   |          |
|---|----------|
| <b>Table of Contents .....</b>  | <b>2</b> |
| <b>List of Figures .....</b>  | <b>4</b> |
| <b>List of Tables .....</b>   | <b>5</b> |
| <b>1. Introduction .....</b>  | <b>6</b> |
| 1.1. Revision identification .....  | 6        |
| 1.2. Summary of device limitations .....  | 6        |
| <b>2. Descriptions of device limitations .....</b>  | <b>8</b> |
| 2.1. PMU .....  | 8        |
| 2.1.1. Standby mode cannot be waked up due to frequent wakeup signals before or after entering standby mode ..... | 8        |
| 2.2. GPIO .....   | 8        |
| 2.2.1. IO compensation invalidation .....   | 8        |
| 2.3. ADC .....  | 8        |
| 2.3.1. ADC samples abnormally when using both 6-bit sampling resolution and MSB alignment ....                    | 8        |
| 2.3.2. ADC alignment mode is not consistent with the user manual description .....                                | 9        |
| 2.4. RTC .....  | 9        |
| 2.4.1. Calibrate abnormally when using both smooth digital calibration and FREQI calibration .....                | 9        |
| 2.5. TIMER .....  | 10       |
| 2.5.1. The shadow preloaded value takes effect only on the rising edge of the counter after modification .....    | 10       |
| 2.5.2. Count error when timer works at single pulse mode .....  | 10       |
| 2.6. USART .....  | 10       |
| 2.6.1. Mute mode can be waked up as long as the USART_CTL0 register is operated after mute mode is enabled .....  | 10       |
| 2.7. I2C .....  | 11       |
| 2.7.1. I2C_FCTL register is only configurable on GD32F470xx .....   | 11       |
| 2.8. SDIO .....   | 11       |
| 2.8.1. Do not support low power mode .....  | 11       |
| 2.9. EXMC .....   | 11       |
| 2.9.1. Auto refresh function of SDRAM controller is influenced by other EXMC controller .....                     | 11       |
| 2.10. ENET .....  | 12       |
| 2.10.1. Data reception faults in MII mode .....   | 12       |
| 2.10.2. Reception data frame is dropped when enable hardware checksum and the header checksum is 0x0000 .....     | 12       |

---

|   |           |
|---|-----------|
| <b>2.11. Core.....</b>  | <b>12</b> |
| 2.11.1. VDIV or VSQRT instructions might not complete correctly when very short ISRs are used . | 12        |
| <b>3. Revision history .....</b>  | <b>14</b> |

## List of Figures

|  |   |
|--|---|
| Figure 1-1. Device revision code of GD32F47x/F42x..... | 6 |
|--|---|

## List of Tables

|   |    |
|---|----|
| Table 1-1. Applicable products .....                  | 6  |
| Table 1-2. Device limitations .....                   | 6  |
| Table 2-1. Alignment mode of routine conversion ..... | 9  |
| Table 3-1. Revision history .....                     | 14 |

## 1. Introduction

This document applies to GD32F47x/F42x product series, as shown in [Table 1-1. Applicable products](#). It provides the technical details that need to be paid attention to in the process of using GD32 MCU, as well as solutions to related problems.


**Table 1-1. Applicable products**

| Type | Part Numbers      |
|------|-------------------|
| MCU  | GD32F425xx series |
|      | GD32F427xx series |
|      | GD32F470xx series |

### 1.1. Revision identification

The device revision can be determined by the mark on the top of the package. The 1st code on the line 3 of the mark represents product revision code. As the picture shown in [Figure 1-1. Device revision code of GD32F47x/F42x](#).

**Figure 1-1. Device revision code of GD32F47x/F42x**



### 1.2. Summary of device limitations

The device limitations of GD32F47x/F42x are shown in [Table 1-2. Device limitations](#), please refer to section 2 for more details.

**Table 1-2. Device limitations**

| Module | Limitations   | Workaround  |             |
|--------|---|-------------|-------------|
|        |   | Rev. Code A | Rev. Code B |
| PMU    | <i>Standby mode cannot be waked up due to frequent wakeup signals before or after entering standby mode</i> | N           | N           |
| GPIO   | <i>IO compensation invalidation</i>   | N           | --          |
| ADC    | <i>ADC samples abnormally when using both 6-</i>  | Y           | Y           |

## Device limitations of GD32F47x/F42x

| Module | Limitations  | Workaround  |             |
|--------|--|-------------|-------------|
|        |  | Rev. Code A | Rev. Code B |
|        | <i>bit sampling resolution and MSB alignment</i>   |             |             |
|        | <i>ADC alignment mode is not consistent with the user manual description</i>                               | Y           | Y           |
| RTC    | <i>Calibrate abnormally when using both smooth digital calibration and FREQI calibration</i>               | Y           | Y           |
| TIMER  | <i>The shadow preloaded value takes effect only on the rising edge of the counter after modification</i>   | N           | N           |
|        | <i>Count error when timer works at single pulse mode</i>   | Y           | Y           |
| USART  | <i>Mute mode can be waked up as long as the USART_CTL0 register is operated after mute mode is enabled</i> | Y           | Y           |
| I2C    | <i>I2C_FCTL register is only configurable on GD32F470xx</i>  | N           | N           |
| SDIO   | <i>Do not support low power mode</i>   | N           | N           |
| EXMC   | <i>Auto refresh function of SDRAM controller is influenced by other EXMC controller</i>                    | N           | N           |
| ENET   | <i>Data reception faults in MII mode</i>   | Y           | Y           |
|        | <i>Reception data frame is dropped when enable hardware checksum and the header checksum is 0x0000</i>     | Y           | Y           |
| Core   | <i>VDIV or VSQRT instructions might not complete correctly when very short ISRs are used</i>               | Y           | Y           |

### Note:

Y = Limitation present, workaround available

N = Limitation present, no workaround available

'--' = Limitation fixed

## **2. Descriptions of device limitations**

### **2.1. PMU**

#### **2.1.1. Standby mode cannot be waked up due to frequent wakeup signals before or after entering standby mode**

##### **Description & impact**

When reset the internal signal STBY\_CTL to enter to standby mode, if the  $T_{\text{glitch}}$  is smaller than 100ns, which will cause the mcu cannot be waked up. The narrow glitch will result in incorrect Vcore voltage.

**Note:** The  $T_{\text{glitch}}$  is the time between STBY\_CTL low level and the wakeup signal (PA0 high level)

##### **Workarounds**

Not available.

### **2.2. GPIO**

#### **2.2.1. IO compensation invalidation**

##### **Description & impact**

IO compensation function is invalidated.

##### **Workarounds**

Not available.

### **2.3. ADC**

#### **2.3.1. ADC samples abnormally when using both 6-bit sampling resolution and MSB alignment**

##### **Description & impact**

ADC samples abnormally when using both 6-bit sampling resolution and MSB alignment mode.

##### **Workarounds**



Use LSB alignment mode or use 8-bit sampling resolution.

## 2.3.2. ADC alignment mode is not consistent with the user manual description

### Description & impact

ADC alignment mode is not consistent with the user manual description.

### Workarounds

The right alignment mode description is as follow:

**Table 2-1. Alignment mode of routine conversion**

| Alignmen<br>t | Resolutio<br>n | bit1<br>5 | bit1<br>4 | bit1<br>3 | bit1<br>2 | bit1<br>1 | bit1<br>0 | bit<br>9 | bit<br>8 | bit<br>7 | bit<br>6 | bit<br>5 | bit<br>4 | bit<br>3 | bit<br>2 | bit<br>1 | bit<br>0 |
|---------------|----------------|-----------|-----------|-----------|-----------|-----------|-----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| LSB           | 12bit          | 0x0       |           |           |           | data      |           |          |          |          |          |          |          |          |          |          |          |
|               | 10bit          | 0x0       |           |           |           | data      |           |          |          |          |          |          |          |          |          | 0x0      |          |
|               | 8bit           | 0x0       |           |           |           | data      |           |          |          |          |          |          |          | 0x0      |          |          |          |
|               | 6bit           | 0x0       |           |           |           | data      |           |          |          |          |          | 0x0      |          |          |          |          |          |
| MSB           | 12bit          | data      |           |           |           |           |           |          |          |          |          | 0x0      |          |          |          |          |          |
|               | 10bit          | data      |           |           |           |           |           |          |          |          |          | 0x0      |          |          |          |          |          |
|               | 8bit           | data      |           |           |           |           |           |          |          | 0x0      |          |          |          |          |          |          |          |
|               | 6bit           | invalid   |           |           |           |           |           |          |          |          |          |          |          |          |          |          |          |

## 2.4. RTC

### 2.4.1. Calibrate abnormally when using both smooth digital calibration and FREQI calibration

#### Description & impact

Using both smooth digital calibration and FREQI calibration will cause calibration result abnormal.

#### Workarounds

- 1) Use RTC shift function to replace smooth digital calibration, such as setting A1S bit and configuring appropriate SFS bits to satisfy the accuracy requirement.
- 2) Use two 16 seconds calibration window to replace one 32 seconds calibration window.

## **2.5. TIMER**

### **2.5.1. The shadow preloaded value takes effect only on the rising edge of the counter after modification**

#### **Description & impact**

The preloaded value takes effect only on the rising edge of the counter after modification which may cause problem to pwm applications with high timing requirements.

#### **Workarounds**

Not available.

### **2.5.2. Count error when timer works at single pulse mode**

#### **Description & impact**

Timer works at single pulse mode and CK\_APBx is CK\_AHB / 4 and CK\_TIMER is CK\_AHB / 2, which causes count error.

#### **Workarounds**

- 1) Do not use above clock configuration.
- 2) Use timer update interrupt to clear error count.

## **2.6. USART**

### **2.6.1. Mute mode can be waked up as long as the USART\_CTL0 register is operated after mute mode is enabled**

#### **Description & impact**

After mute mode is enabled, the operation on USART\_CTL0 register will wake up USART from mute mode.

#### **Workarounds**

When mute mode is enabled and USART uses hardware method to detect idle frame wakeup, operation on USART\_CTL0 register is not allowed. When mute mode is enabled and USART uses software method to detect idle frame wakeup, operation on USART\_CTL0 register only be allowed when need to exit mute mode.

## **2.7. I2C**

### **2.7.1. I2C\_FCTL register is only configurable on GD32F470xx**

#### **Description & impact**

The filter control register (I2C\_FCTL) is only configurable on GD32F470xx but not on GD32F425xx or GD32F427xx.

#### **Workarounds**

Not available.

## **2.8. SDIO**

### **2.8.1. Do not support low power mode**

#### **Description & impact**

SDIO\_CLK can not be closed automatically in bus idle state when CLKPWRSAP is set in SDIO\_CLKCTL register.

#### **Workarounds**

Not available.

## **2.9. EXMC**

### **2.9.1. Auto refresh function of SDRAM controller is influenced by other EXMC controller**

#### **Description & impact**

Auto refresh function of SDRAM controller is influenced by other EXMC controller. When SDRAM controller execute auto refresh command, if the SDRAM bank is active, the precharge command shall be generated, which need EXMC\_A10 port be 1. At that time, EXMC\_A10 port is used in other EXMC controller, then the SDRAM auto refresh command execute abnormally which lead SDRAM data error.

#### **Workarounds**

Not available.

## **2.10. ENET**

### **2.10.1. Data reception faults in MII mode**

#### **Description & impact**

ENET\_MII\_COL / ENET\_MII\_CRS / ENET\_MII\_RX\_ER pins are floating on MCU and external PHY has no these pins, which will cause data reception faults.

#### **Workarounds**

Configure ENET\_MII\_COL pin and ENET\_MII\_RX\_ER pin as AF function and keep them low level. The ENET\_MII\_CRS pin mode and status can be ignored.

### **2.10.2. Reception data frame is dropped when enable hardware checksum and the header checksum is 0x0000**

#### **Description & impact**

When enable hardware checksum and header checksum is 0x0000, this frame will be mistaken for error frame and dropped by hardware.

#### **Workarounds**

Use software checksum.

## **2.11. Core**

### **2.11.1. VDIV or VSQRT instructions might not complete correctly when very short ISRs are used**

This limitation refers to Arm ID number 776924 in “Cortex-M4 & Cortex-M4 with FPU Software Developers Errata Notice”.

#### **Description & impact**

The VDIV and VSQRT instructions take 14 cycles to execute. When an interrupt is taken a VDIV or VSQRT instruction is not terminated, and completes its execution while the interrupt stacking occurs. If lazy context save of floating point state is enabled then the automatic stacking of the floating point context does not occur until a floating point instruction is executed inside the interrupt service routine.

Lazy context save is enabled by default. When it is enabled, the minimum time for the first instruction in the interrupt service routine to start executing is 12 cycles. In certain timing conditions, and if there is only one or two instructions inside the interrupt service routine, then

the VDIV or VSQRT instruction might not write its result to the register bank or to the FPSCR.

The failure occurring conditions are as follows:

- 1) The floating point unit is enabled.
- 2) Lazy context saving is not disabled.
- 3) A VDIV or VSQRT is executed.
- 4) The destination register for the VDIV or VSQRT is one of s0 - s15.
- 5) An interrupt occurs and is taken.
- 6) The interrupt service routine being executed does not contain a floating point instruction.
- 7) Within 14 cycles after the VDIV or VSQRT is executed, an interrupt return is executed.

A minimum of 12 of these 14 cycles are utilized for the context state stacking, which leaves 2 cycles for instructions inside the interrupt service routine, or 2 wait states applied to the entire stacking sequence (which means that it is not a constant wait state for every access).

In general, this means that if the memory system inserts wait states for stack transactions then this erratum cannot be observed.

The implications of this limitation is that the VDIV or VSQRT instruction does not complete correctly and the register bank and FPSCR are not updated, which means that these registers hold incorrect, out of date, data.

### Workarounds

A workaround is only required if the floating point unit is enabled. A workaround is not required if the stack is in external memory.

There are two possible workarounds:

- 1) Disable lazy context save of floating point state by clearing LSPEN to 0 (bit 30 of the FPCCR at address 0xE000EF34).
- 2) Ensure that every interrupt service routine contains more than 2 instructions in addition to the exception return instruction.

### 3. Revision history

**Table 3-1. Revision history**

| Revision No. | Description  | Date        |
|--------------|--|-------------|
| 1.0          | Initial Release  | Mar.16 2023 |
| 1.1          | Update description of chapter 2.8.1  | Apr.3 2023  |
| 1.2          | Update note of chapter 1.2   | Apr.6 2023  |
| 1.3          | <ol style="list-style-type: none"> <li>1. Add PMU limitation, referring to chapter 2.1.1</li> <li>2. Add core limitation, referring to chapter 2.11.1</li> </ol> | Nov.2 2023  |

## Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as its suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as its suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and Products and services described herein at any time, without notice.