



# USB-HS-Bridge v1.0

## POWER



## CH347T



## UART0

CTS0/SCK/TCK	U0_CTS
TXD0/MOSI/TDI	U0_TXD
RXD0/SDA	U0_RXD
RTS0/MISO/TDO	U0_RTS
DTR0/IO5	U0_DTR
DSR0/CS0/TMS	U0_DSR
RI0/SCL	U0_RI
DCD0/IO4	U0_DCD

## I2C

RI0/SCL	I2C_SCL
RXD0/SDA	I2C_SDA

## SPI

DSR0/CS0/TMS	SPI_CS0
DTR0/IO5	SPI_CS1
CTS0/SCK/TCK	SPI_CLK
RTS0/MISO/TDO	SPI_MISO
TXD0/MOSI/TDI	SPI_MOSI


## UART1

CTS1/IO6	U1_CTS
TXD1	U1_TXD
RXD1	U1_RXD
RTS1/IO7	U1_RTS
DTR1	U1_DTR

## JTAG


CTS0/SCK/TCK	JTAG_TCK
DSR0/CS0/TMS	JTAG_TMS
TXD0/MOSI/TDI	JTAG_TDI
RTS0/MISO/TDO	JTAG_TDO
DTR0/IO5	JTAG_TRST

## HEADER



Title		
Size	Number	Revision
A3		
Date:	8/29/2022	Sheet of
File:	F:\private\ch347.SchDoc	Drawn By:

# ExtBoard v1.0



Title		
Size	Number	Revision
A3		
Date:	11/18/2023	Sheet of
File:	F:\private\ch347-extboard.SchDoc	Drawn By: