
Von Neumann-modellen

Anne Bosch
INF-0103
11.11.25

Datamaskiners virkemåte og programmering

Plan for forelesninga

- 5 komponenter i modellen
 - Instruksjonssyklusen
 - Historisk kontekst
 - Dagens situasjon
 - Veien videre
-

Tastatur / mus /
Persistent minne

**Input
Device**

Processing unit:
Utfører beregninger

Hovedminne / RAM

Central Processing Unit

Control Unit

Arithmetic/Logic Unit


Memory Unit

Monitor / høyttalere
/ Persistent minne


**Output
Device**

Instruerer de andre
komponentene

[Fig. source](#)



CPU




Control
Unit

Processing
Unit

Opcode


Operand



LOAD

Addr.

CPU



Control
Unit

Processing
Unit

5 hovedkomponenter

- Minne
 - Kontrollenhet
 - Prosesseringsenhet (ALU)
 - Input-enheter
 - Output-enheter
-

Instruksjonssyklusen

Simulering

Fetch - Decode - Execute

Vi bruker simulatoren

1. Gå til <https://tools.withcode.uk/cpu/>
 2. Velg eksempelet hvor to tall legges sammen
 3. Velg binærrepresentasjon
 4. Gå gjennom programmet med Fetch-Decode-Execute steg for steg (Step-knappen)
 5. Prøv å modifisere programmet til å lese fra minnet i stedet for input
-

Show values as:

Binary

Denary

Hex

Reset RAM

Reset CPU


Examples

Import / Export

Share

Run speed:

Normal (1 Hz)



Spørsmål?

- De fem komponentene i modellen
 - Instruksjonssyklusen
-

Historisk tilbakeblikk


- Stored program
- Felles minne
- Binær
- Elektronisk
- General purpose



[Img. source](#)

Mauchly

Eckert



[Img. source](#)

10-core CPU

4 performance cores

Improved branch prediction

10-wide instruction decode

40% larger reorder buffer

Next-generation ML accelerators


6 efficiency cores

Improved branch prediction





Double front-end fetch width

Wider and lower-latency vector FP

Next-generation ML accelerators



- Flere kjerne
- Cache-lag
- Mod. Harvard
- GPU
- Klokkesykluser
- Pipelining
- Ulike ALUer
- ...



Viktige begreper

MDR	ALU
MAR	CPU
IR / CIR	Opcode
ACC / TEMP	Operand
PC	

Videre arbeid

- Gamle eksamensoppgaver fra INF-1100
 - Oppgaver fra boka kap. 4
 - Teste simulatoren:
 - <https://tools.withcode.uk/cpu/?ram=00000000000000000000000000000000>
 - Bonus: Preloadet med et annet program:
 - <https://tools.withcode.uk/cpu/?ram=05030001517c5210325123317e645200> (NB! Programtelleren må initialiseres med verdien 00000100)
 - Om Harvard vs. von Neumann-arkitektur:
 - <https://www.youtube.com/watch?v=4nY7mNHLrLk>
 - Historie fra computerphile om von Neumann:
 - <https://www.youtube.com/watch?v=MI3-kVYLNr8>
 - The Fetch-Execute Cycle:
 - <https://www.youtube.com/watch?v=Z5JC9Ve1sfI>
-
- INF-2200 Computer Architecture
-