{"payload":{"header_redesign_enabled":false,"results":[{"id":"748155920","archived":false,"color":"#b2b7f8","followers":0,"has_funding_file":false,"hl_name":"ujjwal-2001/Digital_system_design_via_FPGA","hl_trunc_description":"This is compilation of assignments of course Digital System Design with FPGA - IISc | year 2024","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":748155920,"name":"Digital_system_design_via_FPGA","owner_id":149869490,"owner_login":"ujjwal-2001","updated_at":"2024-03-22T06:20:55.406Z","has_issues":true}},"sponsorable":false,"topics":["fpga","verilog","iisc-bangalore"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":110,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aujjwal-2001%252FDigital_system_design_via_FPGA%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/ujjwal-2001/Digital_system_design_via_FPGA/star":{"post":"fWREwx2o3djauRxjlbYrY3Ui8Czraro2vIwtKRlqMj8tIyyzYEOoqsibVe17lJomfm4k_hHyKZdr5YfhJ6X1VQ"},"/ujjwal-2001/Digital_system_design_via_FPGA/unstar":{"post":"QULk61wcMAHdLrBwUQyUf0-nmtmSNYc75zzulxOnS_cWf7FCAR7mevx7r_PTg5FsWZrzRHWCSCDUqf2IEI6ozg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"EuDNBIyOUMB8n6et8aY02Fq5X5iyqwUJi8qOnrrKf-c29gSTVqsq6TOIsFKwcDJ76BJddUg_RrLYMY13wrQZpg"}}},"title":"Repository search results"}