1

SYNCHRONOUS CIRCUIT ASYNCHRONOUS CIRCUIT It Is a System It Is a system whose whose behaviour depards behaviour depends on Its on the Enput signals at Supot signals at any instant discrete instants of time of time. The Storage elements The storage elements are affected by a Common are not affected by common clock signal. clock signal.

& FLIMENATION OF HAZARDS:

The semedy for eliminating a hazard is to enclose the two minterms with another product term that everlaps both groupings.

3. FSSENTIAL HAZARD IN ASYNCHRONOUS:

The type of hazards that may occur in asynchronous sequential clacults are called essential hazard. It is caused by unequal dolays propagation delays and occurs at output.

4 RACE CONDITION IN ASYNCHRONOUS:

A race condition occurs in an asynchronous sequential circuit when there is more than 1 bit charge ie when two or more binary state variable charge value in response to a charge in an input lariable

The width of the internal bos determines the word size of the microprocessor for example of the interoprocessor has n lines then It is called as an n bit microprocessor. Hence an 3-bit microprocessor like 8085 can handle 8 bits of data at a time.

6. PROGRAM COUNTER:-

It heeps track of the address of next Enstanction byte to be fatched from memory. After fatching an instruction byte from memory the processor increments the program counter by one.

Ŧ.

4
CARRY FLAG
If the arthmetic
operation results In a
carey or borrow out of
Dy then thes flag is
set otherwise reset.

8. ROLE OF DMA CONTROLLER:-

HOLD and HLDA segnals are used for derect Access memory Mode of data transfer.

When DMA is required DMA controller sends a HOLD request to 8085. Then processes issues a HOLD acknowledge (HLDA) signal to the DMA controller and

after reception of HLDA the bos control is totally taken over by the DMA controller.

ADD ACC - A+B

ADD Accomulator - 45H + FEH.


10. ROLE OF ADDRESS LATCH ENABLE:

* It he an active high output signal used to demultiplex the Lime multiplexed lower order Address bus data by (AD1-AD0). The ALE never gets tristated.

If ALE is high (ALE = 1) then the time multiplexed bus (AD-1-ADO) carries lower order Address (Aq-Ao).

If ALE IS low (ALE = 0) then the time multiplexed bus (AD 7-ADO) carries data (D7-D0).

PART-B



ANALYSIS PROCEDURE OF ASYNCHRONOUS SEQUENTIAL CIRCUIT:

Determine the feedback loops in the circuit.

Designate it as 40 and its Input as 40 = 1,2,...k

Derive the boolean function of 4 and the output as a function of y and external Enput.

Plot each y and the sulput function in a map rising y variables for rows and external inputs for

Combine all maps to one table ie transition table Y= 41. 42.

Cercle those values of 4 in each square that all equal to value of Y=Y,, Y2,...Yk. Determine the stable and unstable states.

Destre stable table.

Desire Flow bable

9). Boolean Function of y and output secondary Vactables : 41

Exectation Variables: 41

Input : X1, Xe

Then the Booloan function 41= 21.000 + xx. 41

(1). k-Map for 41

X, X2 Y, 00			
Y1 00	01	1-1-	10
0			
1			

Y1 = 21. 22 + 22 . 4,

It is similar to state table. It shows the values of next state Enside each square.

5

4, 7	(1X2 00	. 01	11	
0	0	(0)	1	(0)
•	1	0	1	1

STATE (STABLE): Present states and next states are

STABLE STATES: 000,001,010,100,110,111

UNSTABLE STATE: OII, 401

(V) STATE TABLE:

The bolle which represents the relationship between present states and next states is called state table.

PRESENT STATE	NEXT STATE			
Υ,	DO			10
	0	O	multi-userhalamismus evilin Lassis asmaisinus tastus tatanamana	0
1	1		d d	1

V). FLOW TABLE

Assigning letters to binary Values
0=a, b=1

$$a \bigcirc a \bigcirc b \bigcirc a$$

Deathe patenthive flow bubble.

State reduction rising Implication table.

Determine intrinual compatible pairs using nerger

State assignment for premitive flow table.

Destre reduced primitivo flow bable.

Assign binary values for reduced states.

Dereve traveltion table.


Obtain logical expression for next state and entput sisting k-map.

Draw lagic d'agram.

iii) F(A,B,C,D) = = m(0,2,6,7,8,10,12)

	AE	Der	DIT	1.1	10
A'E'	00	1	1000	racege et 1 (1004)	1
A g'	01	1		1	1
AE	(1	(1)		and our special Code III	distribute state a consti
1 a	10	1			1

ABD + AB' + BC'D + BC'D + A'B+ A'E'



12 1) Boolean Function Y and output


Secondary variables: y, , ye

Excitation variables: 4,, 42

Enput &

The Booloan Fundtion of 4, and 42 are

Boolean function of 41 and 42 (k Map)



00	:	,
01		
11		
10		

1	0	,
00	00	01
01	11	01
11	l i	10
10	00	10

Y1 = 941 + 5692 Y2 = 2641 + 5642:

Y=4,42

11) Transition Table:

FOR a state to be stable, present states(y, y1) should be same as next states (4,, 42).

STABLE STATES:- 000,011,010,101

UNSTABLE STATES: 801,010,111,100

iii) STATE TABLE

The relationship between present states and next state is called state table.

PRESEN	T STOTE	N	EXT S	TATE	
Yı	42	x -	0	x =	1
0	0	0	0	0	1
0	1			0	1
1	1			1	0
1	0	0	0	1	0

	The state of the s
W). Flow Tables:	P
00 - a 01 -> b 11 -> e 10 -> d	
y, y2 a @ b	
b c B	
b c B c O d	
da Ø	
9). Hazard	
It Is a phenomenon that causes malfor	05
and the standard of the standa	a 1
appear at the	1
different paths exhibit different propagation d	because
It causes false output.	lelays.
TYPES OF HAZARDS:	
* Static hazard	
* Dynamic hazard	
STATIE HAZARD:	
* State O hazard	
* Stalle 1 hazard	
1 Requered Output	
-> true static o hazard	
1 -> Lane	
O Regulard output	
Static 1 hazard.	
Regulred Output D 11	
Dynamic Hazard	

Address / Data Bus

Address Bus

READY

It is a 16-bit register which perints the memory adhoss of the top of the stack. It is simply an area of random access memory (RAM) defined by the user programmer. The stack operation is life manner. Stack memory is essent to store (push) and rotalize (pop) the intermediate data or return adhess. In 80% we have a descending stack. Whenever decreamented and whenever a data is poshed into the stack the stack pointer gets stack, the stack pointer gets stack, the stack pointer gets are should not get overlap. Hence It is preferred the stack memory at the stack memory at the suffer address and assign

in) Regester Palre In 8085:


It Is used to stone data during program execution for processing the data. There are 6 general purpose registers in 8085 milesoprocessor. B.C.D.E, H and L registers.

To register/stone 16-bit data/address in Registers the GPRS are paired together as register pairs.

REGISTER PAIRS	SYSTEM REFEREN	REWISTER REFERENCED
Be	В	B and c
DE	P	D and E
HL	Н	H and L (has memory reference M)

4.9) WORD FORMAT OF FLAG REGISTER:

It is an 8 bit register used to sodiente the status of the result. There are 5 flag bits signes, zero (z), auxiliary carry (Ae), party (p) and carry (cv). Fach of the 5 flags &8 a 1-bit flip-flops.



Sign (5) flag- If the MSB of the result of an arithmetic and logical operation is 1, this flag is set otherwise it is reset.

logical operation is 0, this flag is set otherwise reset.

Auxilliary (arey (Ac) oflag: If these is a carry out of b9± D3 of an arithmetic operation it is set

carry (cv) flag: If anithmetic operation results in a carry or Louisus out of bit Dq, then the flag is set, otherwise reset.

Party flag: The flag 28 set when the Result of an Authoristic and logical operation contains an even party number of 1's and 28 reset otherwise.

(P) CONTROL AND SIGNAL OF 8085:

These signals are used to control the Read and watte operation of the CPU with externally connected memory Ilo devices.

Address Latch Enable Is an active logh output signal used to demoltoplex the Home multiplexed lower order Address bos data bus (AD4-AD0). The ALE Never gets trestated. If ALE Is 1, then time multiplexed (AD4-AD0) carries lower order Address (Aq-A0). If ALE Is 0. then time multiplexed (AD4-AD0) carries data.

PD/NR

Read and WR are read and write signals of 80%5 milesoprocessor respectively. Both are artive low output signals which are used for performing the read and write operations by the processor. Ro signal is used to read data from memory WR signal is used to write data into memory.

READY!

It is an active high Enput signal of the processor It is used to synchronise the Ilo or memory with the processor. Without the READY signal if the processor Ilo or memory dures states communicating then date loss may happen. The enterfacing of 8085 with an Ilo devices rising control signal.

HARDWARE INTERRUPTS:

* RST 5.5 * TRAP (High Preority Interrupt)

RST 6.5

* R8T 7.5 # INTR (Low Priority Interrupt)

SOFTWARE INTERRUPTS:

RET 1 RET 5

* R8T 2 * RST 6

* RST 3

* RST 4 * RST 7