\_\_\_\_\_\_

======

Intel(R) Firmware Support Package (Intel(R) FSP) for Intel (R) Bay Trail
Release Notes

MR5 Release - Release Notes Dec 21 2015

\_\_\_\_\_

======

-----

======

Copyright (c) 2014 - 2015, Intel Corporation.

This Intel(R) Firmware Support Package ("Software") is furnished under license and

may only be used or copied in accordance with the terms of that license. No license, express or implied, by estoppel or otherwise, to any intellectual

property rights is granted by this document. The Software is subject to change

without notice, and should not be construed as a commitment by Intel Corporation

to market, license, sell or support any product or technology. Unless otherwise

provided for in the license under which this Software is provided, the Software

is provided AS IS, with no warranties of any kind, express or implied. Except as expressly permitted by the Software license, neither Intel Corporation

nor its suppliers assumes any responsibility or liability for any errors or

inaccuracies that may appear herein. Except as expressly permitted by the Software license, no part of the Software may be reproduced, stored in a retrieval system, transmitted in any form, or distributed by any means without

the express written consent of Intel Corporation.

\_\_\_\_\_\_

======

\_\_\_\_\_

======

RELEASE NOTES CONTENTS

\_\_\_\_\_\_

======

- 1. OVERVIEW
- 2. RELEASE INFORMATION
- 3. INTEGRATION NOTES
- 4. SOC FEATURES
- 5. SUPPORTED FEATURES
- 6. FSP Configuration

- 7. LIMITATIONS
- 8. KNOWN ISSUES
- 9. CHANGE LOG

\_\_\_\_\_\_

#### ======

## 1. OVERVIEW

\_\_\_\_\_\_

#### \_\_\_\_\_

This package contains the binary image(s) and collaterals for the Intel(R) Firmware Support Package (Intel(R) FSP) for Intel (R) Bay Trail.

This FSP binary has been integrated and validated with a Reference Boot Loader on a Bayley Bay CRB with Bay Trail SOC.

#### ======

## 2. RELEASE INFORMATION

\_\_\_\_\_\_

#### ======

This release supports the Intel(R) Bay Trail SOC and is compliant with FSP  $1.0\,$ 

External Architecture Specification. This release package contains

- FSP Binary
- Boot Setting File (BSF)
- Integration Guide
- Release Notes

\_\_\_\_\_\_

### ======

## 3. INTEGRATION NOTES

\_\_\_\_\_\_

### ======

This release of the FSP has been validated with a reference bootloader on a

Bayley Bay Customer Reference Platform.

The reference bootloader with this FSP integrated can be downloaded from CDI/IBL.

However the FSP can also be integrated with any other bootloader of choice and

the integration requirements are documented in the Atom E3800 FSP Integration  $\operatorname{Guide}$ 

- 519985\_Atom\_E3800\_FSP\_Integr\_Guide-rev1-9.pdf

When secure boot feature is enabled, integration of the FSP requires additional

steps in addition to the steps documented in the integration guide. Please refer  $\ensuremath{\mathsf{Please}}$ 

to Secure Boot Readme - README.coreboot\_secureboot.txt. And for more detailed

information please refer to

#558081 Enabling Secure Boot with Intel FSP and

coreboot\_for\_Intel\_Atom\_Processor\_E3800\_Product\_Family\_Implementation\_Gui
de-

Rev-1.0.pdf

\_\_\_\_\_\_

#### ======

## 4. SOC FEATURES

\_\_\_\_\_\_

#### ======

- Upto 4 CPU Cores
- Upto 2.2 GHz CPU Frequency
- HDMI, DP/eDP, VGA Display
- 8 GB Max Addressable Memory @ 1066/1333 MT/s
- If only 1 DIMM is used, channel 0 must be used.
- Both memory channels must be populated with DIMMs of same configuration.
- PCI Express
- SATA
- USB 3.0
- Serial Peripheral Bus Controllers

\_\_\_\_\_\_

#### ======

## 5. SUPPORTED FEATURES

\_\_\_\_\_\_

#### ======

- Bay Trail-I SOC B2/B3/C0/D0 steppings
- MCU update
- Memory Detection and Initialization
- Fast Boot support
- MTRR Initialization on all CPU threads
- PCI Express initialization
- SOC Internal devices initialization
- Configuration Options through Intel BCT
- Rebase to a different base address through Intel BCT
- Secure Boot
- S3 resume
- PCI mode and ACPI Mode for the LPSS devices
- USB 3.0 support

\_\_\_\_\_\_

### ======

# 6. FSP Configuration

\_\_\_\_\_

### ======

When integrating with a bootloader the FSP should be placed at the same base

address that it is configured to.

The default base address for this FSP is 0xFFFC0000. The base address for the

FSP can be configured to a different address using the Intel BCT.

The FSP also provides a set of configuration options for initializing the  ${\tt SOC}$ 

and can be customized through the Intel BCT.

The latest Intel BCT can be found from the website www.intel.com/fsp.

Note: For BCT version 3.1.3, it needs run as administrator.

\_\_\_\_\_

======

## 7. LIMITATIONS

\_\_\_\_\_\_

======

None.

\_\_\_\_\_\_

\_\_\_\_\_

### 8. KNOWN ISSUES

\_\_\_\_\_\_

======

None.

\_\_\_\_\_\_

======

## 9. CHANGE LOG

\_\_\_\_\_\_

======

Maintenance Release 6

-None

# Maintenance Release 5

- Added ASR support
- Added SEC Unconfig Status check
- Upgraded IntelFspPkg to the latest
- Fixed the system hang in POST code 0x0C when DELAY PCIE RLS is enabled
- Disable PCIe root ports which have been configured as disabled in soft-strap
- Updated MpInit driver for APs wakeup slowly condition. Waiting time can be

configured by UPD options APTaskTimeoutCnt

## Gold 004 Release

- Added new option to disable/enable the integrated graphics
- Synced up to the latest BIOS silicon reference code

## Gold 003 Release

- CO/DO Stepping support
- MRC version 1.0
- Added option for IgdRenderStandby
- Moved Memory down parameters to UPD section
- Added Android Support

### Gold 002 Release

- Minor Update

# Gold 001 Release

- B3 stepping supportBakersport platform support (ECC platform)

# Beta 002 Release

- USB 3.0 support
- Fixed S3 issue

# Beta 001 Release

- Bay Trail B0 support
- Secure Boot support