# 74AHC123A; 74AHCT123A

# Dual retriggerable monostable multivibrator with reset Rev. 02 — 18 January 2008 Product da

**Product data sheet** 

#### **General description** 1.

The 74AHC123A; 74AHCT123A are high-speed Si-gate CMOS devices and are pin compatible with Low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74AHC123A; 74AHCT123A are dual retriggerable monostable multivibrators with output pulse width control by three methods. The basic pulse time is programmed by selection of an external resistor (R<sub>FXT</sub>) and capacitor (C<sub>FXT</sub>). The external resistor and capacitor are normally connected as shown in Figure 11.

Once triggered, the basic output pulse width may be extended by retriggering the gated active LOW-going edge input (nA) or the active HIGH-going edge input (nB). By repeating this process, the output pulse period (nQ = HIGH,  $n\overline{Q}$  = LOW) can be made as long as desired. Alternatively an output delay can be terminated at any time by a LOW-going edge on input nRD, which also inhibits the triggering.

An internal connection from nRD to the input gate makes it possible to trigger the circuit by a positive-going signal at input nRD as shown in Table 3. Figure 8 and Figure 9 illustrate pulse control by retriggering and early reset. The basic output pulse width is essentially determined by the value of the external timing components R<sub>FXT</sub> and C<sub>FXT</sub>. When  $C_{EXT} \ge 10$  nF, the typical output pulse width is defined as:  $t_W = R_{EXT} \times C_{EXT}$  where  $t_W$  = pulse width in ns;  $R_{EXT}$  = external resistor in  $k\Omega$ ;  $C_{EXT}$  = external capacitor in pF. Schmitt-trigger action at all inputs makes the circuit highly tolerant to slower input rise and fall times. The 74AHC123A; 74AHCT123A is identical to the 74AHC423; 74AHCT423 but can be triggered via the reset input.

#### 2. **Features**

- All inputs have a Schmitt-trigger action
- Inputs accept voltages higher than V<sub>CC</sub>
- DC triggered from active HIGH or active LOW inputs
- Retriggerable for very long pulses up to 100 % duty factor
- Direct reset terminates output pulse
- For 74AHC123A only: operates with CMOS input levels
- For 74AHCT123A only: operates with TTL input levels
- ESD protection:
  - ◆ HBM JESD22-A114E exceeds 2000 V
  - ◆ MM JESD22-A115-A exceeds 200 V
  - CDM JESD22-C101C exceeds 1000 V
- Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C





# 3. Ordering information


Table 1. Ordering information

Type number	Package			
	Temperature range	Name	Description	Version
74AHC123AD	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads;	SOT109-1
74AHCT123AD			body width 3.9 mm	
74AHC123APW	–40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads;	SOT403-1
74AHCT123APW			body width 4.4 mm	
74AHC123ABQ	–40 °C to +125 °C	DHVQFN16	plastic dual in-line compatible thermal enhanced	SOT763-1
74AHCT123ABQ			very thin quad flat package; no leads; 16 terminals; body $2.5 \times 3.5 \times 0.85$ mm	

# 4. Functional diagram








74AHC\_AHCT123A\_2 © NXP B.V. 2008. All rights reserved.

# 5. Pinning information

#### 5.1 Pinning



#### 5.2 Pin description

Table 2. Pin description

	D'	Book 1 at a
Symbol	Pin	Description
1Ā	1	negative-edge triggered input 1
1B	2	positive-edge triggered input 1
1RD	3	direct reset LOW and positive-edge triggered input 1
1Q	4	active LOW output 1
2Q	5	active HIGH output 2
2CEXT	6	external capacitor connection 2
2REXT/CEXT	7	external resistor and capacitor connection 2
GND	8	ground (0 V)
2Ā	9	negative-edge triggered input 2
2B	10	positive-edge triggered input 2
2RD	11	direct reset LOW and positive-edge triggered input 2
2Q	12	active LOW output 2
1Q	13	active HIGH output 1
1CEXT	14	external capacitor connection 1
1REXT/CEXT	15	external resistor and capacitor connection 1
$V_{CC}$	16	supply voltage

### 6. Functional description

Table 3. Function table<sup>[1]</sup>

Input			Output	
nRD	nĀ	nB	nQ	nQ
L	Χ	Χ	L	Н
X	Н	Χ	<u>[2]</u>	H[2]
Χ	Χ	L	<u>[2]</u>	H[2]
Н	L	$\uparrow$	Л	T
Н	<b>\</b>	Н	Л	T
$\uparrow$	L	Н	Л	T

<sup>[1]</sup> H = HIGH voltage level;

L = LOW voltage level;

= one HIGH level output pulse;

# 7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage		-0.5	+7.0	V
VI	input voltage		-0.5	+7.0	V
I <sub>IK</sub>	input clamping current	$V_1 < -0.5 V$	<u>[1]</u> –20	-	mA
l <sub>OK</sub>	output clamping current	$V_O < -0.5 \text{ V or } V_O > V_{CC} + 0.5 \text{ V}$	[1] _	±20	mA
lo	output current	$V_{O} = -0.5 \text{ V to } (V_{CC} + 0.5 \text{ V})$	-	±25	mA
I <sub>CC</sub>	supply current		-	75	mA
I <sub>GND</sub>	ground current		<b>–75</b>	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40  ^{\circ}\text{C} \text{ to } +125  ^{\circ}\text{C}$			
	SO16 package		[2] _	500	mW
	TSSOP16 package		[3] _	500	mW
	DHVQFN16 package		<u>[4]</u> _	500	mW

<sup>[1]</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

X = don't care;

<sup>↑ =</sup> LOW-to-HIGH transition;

 $<sup>\</sup>downarrow$  = HIGH-to-LOW transition;

<sup>=</sup> one LOW level output pulse.

<sup>[2]</sup> If the monostable multivibrator was triggered before this condition was established, the pulse will continue as programmed.

<sup>[2]</sup> P<sub>tot</sub> derates linearly with 8 mW/K above 70 °C.

<sup>[3]</sup> P<sub>tot</sub> derates linearly with 5.5 mW/K above 60 °C.

<sup>[4]</sup> Ptot derates linearly with 4.5 mW/K above 60 °C.

# 8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	I Parameter Conditions		74AHC	123A		74AHC	T123A		Unit
			Min	Тур	Max	Min	Тур	Max	
$V_{CC}$	supply voltage		2.0	5.0	5.5	4.5	5.0	5.5	V
VI	input voltage		0	-	5.5	0	-	5.5	V
Vo	output voltage		0	-	$V_{CC}$	0	-	$V_{CC}$	V
T <sub>amb</sub>	ambient temperature		-40	+25	+125	-40	+25	+125	°C
$\Delta t/\Delta V$	input transition rise	$V_{CC}$ = 3.3 V $\pm$ 0.3 V	-	-	100	-	-	-	ns/V
	and fall rate	$V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	-	-	20	-	-	20	ns/V

#### 9. Static characteristics

Table 6. Static characteristics

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C	;	-40 °C t	to +85 °C	-40 °C to	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
74AHC1	23A									
$V_{IH}$	HIGH-level	V <sub>CC</sub> = 2.0 V	1.5	-	-	1.5	-	1.5	-	V
	input voltage	V <sub>CC</sub> = 3.0 V	2.1	-	-	2.1	-	2.1	-	V
		V <sub>CC</sub> = 5.5 V	3.85	-	-	3.85	-	3.85	-	V
$V_{IL}$	LOW-level	V <sub>CC</sub> = 2.0 V	-	-	0.5	-	0.5	-	0.5	V
	input voltage	$V_{CC} = 3.0 \text{ V}$	-	-	0.9	-	0.9	-	0.9	V
		V <sub>CC</sub> = 5.5 V	-	-	1.65	-	1.65	-	1.65	V
$V_{OH}$	HIGH-level	$V_I = V_{IH}$ or $V_{IL}$								
	output voltage	$I_O = -50 \mu A$ ; $V_{CC} = 2.0 V$	1.9	2.0	-	1.9	-	1.9	-	V
	voitage	$I_O = -50 \mu A$ ; $V_{CC} = 3.0 \text{ V}$	2.9	3.0	-	2.9	-	2.9	-	V
		$I_O = -50 \ \mu A; \ V_{CC} = 4.5 \ V$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_O = -4.0$ mA; $V_{CC} = 3.0$ V	2.58	-	-	2.48	-	2.40	-	V
		$I_O = -8.0$ mA; $V_{CC} = 4.5$ V	3.94	-	-	3.8	-	3.70	-	V
$V_{OL}$	LOW-level	$V_I = V_{IH}$ or $V_{IL}$								
	output voltage	$I_O = 50 \mu A; V_{CC} = 2.0 V$	-	0	0.1	-	0.1	-	0.1	V
	voitage	$I_O = 50 \mu A; V_{CC} = 3.0 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 50 \mu A; V_{CC} = 4.5 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_{O}$ = 4.0 mA; $V_{CC}$ = 3.0 V	-	-	0.36	-	0.44	-	0.55	V
		$I_{O}$ = 8.0 mA; $V_{CC}$ = 4.5 V	-	-	0.36	-	0.44	-	0.55	V
l <sub>l</sub>	input leakage current	$V_I = 5.5 \text{ V or GND};$ $V_{CC} = 0 \text{ V to 5.5 V}$								
		nREXT/CEXT	1] _	-	±0.25	-	±2.5	-	±10.0	μΑ
		pin n $\overline{A}$ , nB, n $\overline{R}$ D	-	-	±0.1	-	±1.0	-	±2.0	μΑ

7 of 21

**Table 6. Static characteristics** ...continued Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions			25 °C	;	-40 °C 1	to +85 °C	–40 °C t	o +125 °C	Unit
				Min	Тур	Max	Min	Max	Min	Max	
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$		-	-	4.0	-	40	-	80	μΑ
		active state (per circuit); $V_I = V_{CC}$ or GND	[1]								
		$V_{CC} = 3.0 \text{ V}$		-	160	250	-	280	-	280	μΑ
		$V_{CC} = 4.5 \text{ V}$		-	380	500	-	650	-	650	μΑ
		$V_{CC} = 5.5 \text{ V}$		-	560	750	-	975	-	975	μΑ
Cı	input capacitance			-	5.0	10	-	10	-	10	pF
Co	output capacitance			-	4.0	-	-	-	-	-	pF
74AHCT	123A										
$V_{IH}$	HIGH-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		2.0	-	-	2.0	-	2.0	-	V
$V_{IL}$	LOW-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-	-	8.0	-	8.0	-	0.8	V
V <sub>OH</sub>	HIGH-level	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 V$									
	output voltage	$I_O = -50 \mu A$		4.4	4.5	-	4.4	-	4.4	-	V
	voitage	$I_{O} = -8.0 \text{ mA}$		3.94	-	-	3.8	-	3.70	-	V
$V_{OL}$	LOW-level	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 \text{ V}$									
	output voltage	$I_O = 50 \mu A$		-	0	0.1	-	0.1	-	0.1	V
	· o.i.a.go	$I_{O} = 8.0 \text{ mA}$		-	-	0.36	-	0.44	-	0.55	V
l <sub>l</sub>	input leakage current	nREXT/CEXT; $V_1 = 5.5 \text{ V or GND};$ $V_{CC} = 0 \text{ V to } 5.5 \text{ V}$	<u>[1]</u>	-	-	±0.25	-	±2.5	-	±10.0	μΑ
		pin $n\overline{A}$ , $nB$ , $n\overline{R}D$ ; $V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$		-	-	±0.1	-	±1.0	-	±2.0	μΑ
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$		-	-	4.0	-	40	-	80	μΑ
		active state (per circuit); V <sub>I</sub> = V <sub>CC</sub> or GND	[1]								
		V <sub>CC</sub> = 4.5 V		-	380	500	-	650	-	650	μΑ
		V <sub>CC</sub> = 5.5 V		-	560	750	-	975	-	975	μΑ
Cı	input capacitance			-	3	10	-	10	-	10	pF
Co	output capacitance			-	4.0	-	-	-	-	-	pF

<sup>[1]</sup> Voltage on nREXT/CEXT =  $0.5 \times V_{CC}$  and pin REXT/CEXT in OFF-state during test.

# 10. Dynamic characteristics

**Table 7. Dynamic characteristics** *GND = 0 V; For test circuit see Figure 12.* 

Symbol	Parameter	Conditions			25 °C		-40 °C 1	to +85 °C	–40 °C t	o +125 °C	Unit
				Min	Typ[1]	Max	Min	Max	Min	Max	
74AHC1	23A	'					'				'
t <sub>pd</sub>	propagation delay	$n\overline{A}$ and $nB$ to $nQ$ and $n\overline{Q}$ ; see Figure 7	[2]								
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$									
		C <sub>L</sub> = 15 pF		-	7.4	20.6	1.0	24.0	1.0	26.0	ns
		$C_L = 50 pF$		-	10.5	24.1	1.0	27.5	1.0	30.0	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$									
		C <sub>L</sub> = 15 pF		-	5.1	12.0	1.0	14.0	1.0	15.5	ns
		$C_L = 50 pF$		-	7.3	14.0	1.0	16.0	1.0	17.5	ns
		$n\overline{R}D$ to $nQ$ and $n\overline{Q}$ ; see Figure 7	[2]								
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$									
		C <sub>L</sub> = 15 pF		-	8.2	22.4	1.0	26.0	1.0	28.0	ns
		$C_L = 50 pF$		-	11.7	25.9	1.0	29.5	1.0	32.0	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$									
		$C_{L} = 15 \text{ pF}$		-	5.6	12.9	1.0	15.0	1.0	16.5	ns
		$C_L = 50 pF$		-	8.1	14.9	1.0	17.0	1.0	19.0	ns
		$n\overline{R}D$ to $nQ$ and $n\overline{Q}$ (reset); see Figure 7	[2]								
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$									
		C <sub>L</sub> = 15 pF		-	6.4	15.8	1.0	18.5	1.0	20.0	ns
		C <sub>L</sub> = 50 pF		-	9.2	19.3	1.0	22.0	1.0	24.5	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$									
		C <sub>L</sub> = 15 pF		-	4.4	9.4	1.0	11.0	1.0	12.0	ns
		C <sub>L</sub> = 50 pF		-	6.3	11.4	1.0	13.0	1.0	14.5	ns

**Table 7. Dynamic characteristics** ...continued GND = 0 V; For test circuit see Figure 12.

Symbol	Parameter	Conditions			25 °C		-40 °C 1	to +85 °C	-40 °C 1	to +125 °C	Unit
				Min	Typ[1]	Max	Min	Max	Min	Max	
$t_{W}$	pulse width	inputs; $n\overline{A} = LOW$ ; see Figure 7									
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		5.0	-	-	5.0	-	5.0	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		5.0	-	-	5.0	-	5.0	-	ns
		inputs; nB = HIGH; see <u>Figure 7</u>									
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		5.0	-	-	5.0	-	5.0	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		5.0	-	-	5.0	-	5.0	-	ns
		inputs; $\overline{RD} = LOW$ ; see Figure 7									
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		5.0	-	-	5.0	-	5.0	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		5.0	-	-	5.0	-	5.0	-	ns
		outputs; $n\overline{Q} = LOW$ and $nQ = HIGH$ ; $C_L = 50$ pF; see Figure 7, Figure 8, Figure 9 and Figure 10	[3]								
		$C_{EXT}$ = 28 pF; $R_{EXT}$ = 2 k $\Omega$									
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		-	115	240	-	300	-	300	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-	100	200	-	240	-	240	ns
		$C_{EXT} = 0.01 \mu F;$ $R_{EXT} = 10 k\Omega$									
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		90	100	110	90	110	85	115	μs
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		90	100	110	90	110	85	115	μs
		$C_{EXT} = 0.1 \mu F;$ $R_{EXT} = 10 k\Omega;$									
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		0.9	1	1.1	0.9	1.1	0.85	1.15	ms
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		0.9	1	1.1	0.9	1.1	0.85	1.15	ms
t <sub>rtrig</sub>	retrigger time	$n\overline{A}$ to nB; $C_{EXT}$ = 100 pF; $R_{EXT}$ = 1 k $\Omega$ ; $C_L$ = 50 pF; see <u>Figure 8</u> and <u>Figure 10</u>									
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		-	60	-	-	-	-	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-	39	-	-	-	-	-	ns
		$n\overline{A}$ to nB; $C_{EXT}$ = 0.01 μF; $R_{EXT}$ = 1 kΩ; $C_L$ = 50 pF; see Figure 8 and Figure 10									
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		-	1.5	-	-	-	-	-	μs
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-	1.2	-	-	-	-	-	μs
$C_{PD}$	power dissipation capacitance	$C_L = 50 \text{ pF}; f_i = 1 \text{ MHz};$ $V_I = \text{GND to } V_{CC}$	[4]	-	57	-	-	-	-	-	pF

**Table 7. Dynamic characteristics** ...continued GND = 0 V; For test circuit see Figure 12.

Symbol	Parameter	Conditions			25 °C		-40 °C 1	to +85 °C	-40 °C 1	to +125 °C	Unit
				Min	Typ[1]	Max	Min	Max	Min	Max	
74AHCT	123A										
t <sub>pd</sub>	propagation delay	$n\overline{A}$ and $nB$ to $nQ$ and $n\overline{Q}$ ; see Figure 7	[2]								
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$									
		$C_L = 15 pF$		-	5.0	12.0	1.0	14.0	1.0	15.5	ns
		$C_L = 50 pF$		-	7.1	14.0	1.0	16.0	1.0	17.5	ns
		$n\overline{R}D$ to $nQ$ and $n\overline{Q}$ ; see Figure 7	[2]								
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$									
		$C_L = 15 pF$		-	5.2	12.9	1.0	15.0	1.0	16.5	ns
		$C_L = 50 pF$		-	7.5	14.9	1.0	17.0	1.0	18.5	ns
		$n\overline{R}D$ to $nQ$ and $n\overline{Q}$ (reset); see Figure 7	[2]								
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$									
		$C_L = 15 pF$		-	4.7	9.4	1.0	11.0	1.0	12.0	ns
		$C_L = 50 pF$		-	6.7	11.4	1.0	13.0	1.0	14.5	ns
t <sub>W</sub> p	pulse width	inputs; $n\overline{A} = LOW$ ; $C_L = 50 \text{ pF}$ ; see <u>Figure 7</u>									
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		5.0	-	-	5.0	-	5.0	-	ns
		inputs; nB = HIGH; $C_L = 50 \text{ pF}$ ; see Figure 7									
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		5.0	-	-	5.0	-	5.0	-	ns
		inputs; $n\overline{R}D = LOW$ ; $C_L = 50 \text{ pF}$ ; see Figure 7									
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		5.0	-	-	5.0	-	5.0	-	ns
		outputs; $n\overline{Q}$ = LOW and $nQ$ = HIGH; $C_L$ = 50 pF; $C_{EXT}$ = 28 pF; $R_{EXT}$ = 2 k $\Omega$ ; see Figure 7, Figure 8, Figure 9 and Figure 10	[3]								
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-	100	200	-	240	-	240	ns
		$C_{EXT} = 0.01 \mu F;$ $R_{EXT} = 10 k\Omega$									
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		90	100	110	90	110	85	115	μs
		$C_{EXT} = 0.1 \mu F;$ $R_{EXT} = 10 k\Omega$									
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		0.9	1	1.1	0.9	1.1	0.85	1.15	ms

# 74AHC123A; 74AHCT123A

#### Dual retriggerable monostable multivibrator with reset

**Table 7. Dynamic characteristics** ...continued GND = 0 V; For test circuit see Figure 12.

Symbol	Parameter	Conditions			25 °C		-40 °C 1	to +85 °C	–40 °C t	o +125 °C	Unit
				Min	Typ[1]	Max	Min	Max	Min	Max	
t <sub>rtrig</sub>	retrigger time	n $\overline{A}$ to nB; $C_{EXT}$ = 100 pF; $R_{EXT}$ = 1 k $\Omega$ ; $C_L$ = 50 pF; see <u>Figure 8</u> and <u>Figure 10</u>									
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-	60	-	-	-	-	-	ns
		n $\overline{A}$ to nB; $C_{EXT}$ = 0.01 $\mu$ F; $R_{EXT}$ = 1 k $\Omega$ ; $C_L$ = 50 pF; see Figure 8 and Figure 10									
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-	1.5	-	-	-	-	-	μs
C <sub>PD</sub>	power dissipation capacitance	$C_L = 50 \text{ pF}$ ; $f_i = 1 \text{ MHz}$ ; $V_I = \text{GND to } V_{CC}$	[4]	-	58	-	-	-	-	-	pF
External	components	3									
R <sub>EXT</sub>	external	V <sub>CC</sub> = 2.0 V		5	-	-	-	-	-	-	kΩ
	resistance	V <sub>CC</sub> > 3.0 V		1	-	-	-	-	-	-	$k\Omega$
C <sub>EXT</sub>	external	V <sub>CC</sub> = 2.0 V	[5]	-	-	-	-	-	-	-	pF
capacitance	V <sub>CC</sub> > 3.0 V	[5]	-	-	-	-	-	-	-	pF	

- [1] Typical values are measured at nominal supply voltage ( $V_{CC}$  = 3.3 V and  $V_{CC}$  = 5.0 V).
- [2]  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ ;  $C_{EXT}$  = 0 pF;  $R_{EXT}$  = 5 k $\Omega$ .
- [3] For  $C_{EXT} \ge 10$  nF the typical value of the pulse width  $t_W$  ( $\mu$ s) =  $C_{EXT}$  (nF)  $\times$   $R_{EXT}$  ( $k\Omega$ ).
- [4]  $C_{PD}$  is used to determine the dynamic power dissipation  $P_D$  ( $\mu W$ ).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:

f<sub>i</sub> = input frequency in MHz;

f<sub>o</sub> = output frequency in MHz;

 $C_L$  = output load capacitance in pF;

 $V_{CC}$  = supply voltage in V.

[5] C<sub>EXT</sub> has no limits.

### 11. Waveforms








Table 8. Measurement points


Туре	Input	Output
	V <sub>M</sub>	V <sub>M</sub>
74AHC123A	0.5V <sub>CC</sub>	0.5V <sub>CC</sub>
74AHCT123A	1.5 V	0.5V <sub>CC</sub>











Test data is given in Table 9.

Definitions test circuit:

 $R_T$  = Termination resistance should be equal to output impedance  $Z_0$  of the pulse generator

 $C_L$  = Load capacitance including jig and probe capacitance

R<sub>L</sub> = Load resistor

S1 = Test selection switch

Fig 12. Load circuitry for switching times

Table 9. Test data


Туре	Input		Load		S1 position				
	V <sub>I</sub> t <sub>r</sub> , t <sub>f</sub>		CL	R <sub>L</sub>	t <sub>PHL</sub> , t <sub>PLH</sub>	t <sub>PZH</sub> , t <sub>PHZ</sub>	t <sub>PZL</sub> , t <sub>PLZ</sub>		
74AHC123A	$V_{CC}$	3.0 ns	15 pF, 50 pF	1 kΩ	open	GND	V <sub>CC</sub>		
74AHCT123A	3.0 V	3.0 ns	15 pF, 50 pF	1 kΩ	open	GND	V <sub>CC</sub>		

## 12. Package outline

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1

16 of 21



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075		0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.020	0.01	0.01	0.004	0.028 0.012	0°

#### Note


1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE VERSION		REFER	ENCES	EUROPEAN	ISSUE DATE
	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT109-1	076E07	MS-012			<del>99-12-27</del> 03-02-19

Fig 13. Package outline SOT109-1 (SO16)

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



UNI	Γ A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	RENCES		EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE		
SOT403-1		MO-153				<del>99-12-27</del> 03-02-18		
	•		•	•	•			

Fig 14. Package outline SOT403-1 (TSSOP16)

DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm SOT763-1




Fig 15. Package outline SOT763-1 (DHVQFN16)

# 74AHC123A; 74AHCT123A

Dual retriggerable monostable multivibrator with reset

### 13. Abbreviations

#### Table 10. Abbreviations

Acronym	Description
CDM	Charged-Device Model
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

# 14. Revision history

#### Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes						
74AHC_AHCT123A_2	20080118	Product data sheet	-	74AHC_AHCT123A_1						
Modifications:		of this data sheet has been f NXP Semiconductors.	n redesigned to comp	ly with the new identity						
	<ul> <li>Legal texts have been adapted to the new company name where appropriate.</li> </ul>									
	Section 3: DHVQFN16 package added.									
	<ul><li>Section 7: d</li></ul>	erating values added for D	OHVQFN16 package.							
<ul> <li>Section 12: outline drawing added for DHVQFN16 package.</li> </ul>										
74AHC_AHCT123A_1	20000315	Product specification	-	-						

# 74AHC123A; 74AHCT123A

#### Dual retriggerable monostable multivibrator with reset

### 15. Legal information

#### 15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 15.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 16. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: salesaddresses@nxp.com

#### **NXP Semiconductors**

# 74AHC123A; 74AHCT123A

Dual retriggerable monostable multivibrator with reset

#### 17. Contents

1	General description	1
2	Features	. 1
3	Ordering information	2
4	Functional diagram	2
5	Pinning information	5
5.1	Pinning	5
5.2	Pin description	5
6	Functional description	6
7	Limiting values	6
8	Recommended operating conditions	7
9	Static characteristics	7
10	Dynamic characteristics	9
11	Waveforms	13
12	Package outline	16
13	Abbreviations	19
14	Revision history	19
15	Legal information	20
15.1	Data sheet status	20
15.2	Definitions	20
15.3	Disclaimers	
15.4	Trademarks	
16	Contact information	20
17	Contents	21

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

