# **HEF4028B**

# BCD to decimal decoder

Rev. 06 — 25 November 2009

**Product data sheet** 

### 1. General description

The HEF4028B is a 4-bit BCD to decimal decoder, a 4-bit BCO to octal decoder with active LOW enable or an 8-output (Y0 to Y7) inverting demultiplexer. The outputs are fully buffered for best performance.

When used as a BCD to decimal decoder a 1-2-4-8 BCD code applied to inputs A0 to A3 causes the selected output to be HIGH. The other nine outputs will be LOW.

To use the HEF4028B as a BCO to octal decoder, input A3 is an active LOW enable pin and outputs Y8 and Y9 are not used. A 1-2-4 BCO code applied to inputs A0 to A2 causes the selected output (Y0 to Y7) to be HIGH. The other seven outputs will be LOW. When A3 is HIGH outputs (Y0 to Y7) will be forced LOW.

When used as an 8-output (Y0 to Y7) inverting demultiplexer A0 to A2 are used as address inputs and A3 is the data input. Outputs Y8 and Y9 are not used.

It operates over a recommended  $V_{DD}$  power supply range of 3 V to 15 V referenced to  $V_{SS}$  (usually ground). Unused inputs must be connected to  $V_{DD}$ ,  $V_{SS}$ , or another input. It is also suitable for use over the full industrial (–40 °C to +85 °C) temperature range.

#### 2. Features

- Fully static operation
- 5 V, 10 V, and 15 V parametric ratings
- Standardized symmetrical output characteristics
- Operates across the full industrial temperature range –40 °C to +85 °C
- Complies with JEDEC standard JESD 13-B

# 3. Applications

Industrial

# 4. Ordering information


#### Table 1. Ordering information


All types operate from −40 °C to +85 °C.

Type number	Package	Package						
	Name	Description	Version					
HEF4028BP	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-4					
HEF4028BT	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1					




# 5. Functional diagram





# 6. Pinning information

### 6.1 Pinning



### 6.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
Y0 to Y9	3, 14, 2, 15, 1, 6, 7, 4, 9, 5	output (active HIGH)
V <sub>SS</sub>	8	ground supply voltage
A0 to A3	10, 13, 12, 11	address input
$V_{DD}$	16	supply voltage

# 7. Functional description

Table 3. Function table [1]

Inputs				Outpu	its								
А3	A2	<b>A</b> 1	Α0	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7	Y8	Y9
L	L	L	L	Н	L	L	L	L	L	L	L	L	L
L	L	L	Н	L	Н	L	L	L	L	L	L	L	L
L	L	Н	L	L	L	Н	L	L	L	L	L	L	L
L	L	Н	Н	L	L	L	Н	L	L	L	L	L	L
L	Н	L	L	L	L	L	L	Н	L	L	L	L	L
L	Н	L	Н	L	L	L	L	L	Н	L	L	L	L
L	Н	Н	L	L	L	L	L	L	L	Н	L	L	L
L	Н	Н	Н	L	L	L	L	L	L	L	Н	L	L
Н	L	L	L	L	L	L	L	L	L	L	L	Н	L

Table 3. Function table [1] ...continued

Inputs				Outp	Outputs									
А3	A2	<b>A</b> 1	A0	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7	Y8	Y9	
Н	L	L	Н	L	L	L	L	L	L	L	L	L	Н	
Н	L	Н	Х	L	L	L	L	L	L	L	L	L	L	[2]
Н	Н	X	X	L	L	L	L	L	L	L	L	L	L	[2]

<sup>[1]</sup> H = HIGH voltage level; L = LOW voltage level; X = don't care.

# 8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD}$	supply voltage		-0.5	+18	V
$I_{IK}$	input clamping current	$V_I < -0.5 \text{ V or } V_I > V_{DD} + 0.5 \text{ V}$	-	±10	mA
VI	input voltage		-0.5	$V_{DD} + 0.5$	V
I <sub>OK</sub>	output clamping current	$V_O < -0.5 \text{ V or } V_O > V_{DD} + 0.5 \text{ V}$	-	±10	mA
I <sub>I/O</sub>	input/output current		-	±10	mA
$I_{DD}$	supply current		-	50	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
$T_{amb}$	ambient temperature		-40	+85	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40  ^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$			
		DIP16 package	<u>[1]</u> _	750	mW
		SO16 package	[2] _	500	mW
Р	power dissipation	per output	-	100	mW

<sup>[1]</sup> For DIP16 package:  $P_{tot}$  derates linearly with 12 mW/K above 70 °C.

# 9. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DD}$	supply voltage		3	-	15	V
VI	input voltage		0	-	$V_{DD}$	V
T <sub>amb</sub>	ambient temperature	in free air	-40	-	+85	°C
Δt/ΔV	input transition rise and fall rate	$V_{DD} = 5 V$	-	-	6.25	μs/V
		V <sub>DD</sub> = 10 V	-	-	0.5	μs/V
		V <sub>DD</sub> = 15 V	-	-	0.08	μs/V

#EF4028B\_6 ® NXP B.V. 2009. All rights reserved.

<sup>[2]</sup> Extraordinary states.

<sup>[2]</sup> For SO16 package: Ptot derates linearly with 8 mW/K above 70 °C.

# 10. Static characteristics

Table 6. Static characteristics

 $V_{SS} = 0 \ V$ ;  $V_I = V_{SS} \ or \ V_{DD}$ .

Symbol	Parameter	Conditions	$V_{DD}$	T <sub>amb</sub> =	-40 °C	T <sub>amb</sub> =	25 °C	T <sub>amb</sub> =	85 °C	Unit
				Min	Max	Min	Max	Min	Max	
V <sub>IH</sub>	HIGH-level input voltage	$ I_{O}  < 1 \mu A$	5 V	3.5	-	3.5	-	3.5	-	V
			10 V	7.0	-	7.0	-	7.0	-	V
			15 V	11.0	-	11.0	-	11.0	-	V
V <sub>IL</sub>	LOW-level input voltage	$ I_{O}  < 1 \mu A$	5 V	-	1.5	-	1.5	-	1.5	V
			10 V	-	3.0	-	3.0	-	3.0	V
			15 V	-	4.0	-	4.0	-	4.0	V
V <sub>OH</sub>	HIGH-level output voltage	$ I_{O}  < 1 \mu A$	5 V	4.95	-	4.95	-	4.95	-	V
			10 V	9.95	-	9.95	-	9.95	-	V
			15 V	14.95	-	14.95	-	14.95	-	V
V <sub>OL</sub>	LOW-level output voltage	$ I_O  < 1 \mu A$	5 V	-	0.05	-	0.05	-	0.05	V
			10 V	-	0.05	-	0.05	-	0.05	V
			15 V	-	0.05	-	0.05	-	0.05	V
I <sub>OH</sub>	HIGH-level output current	$V_0 = 2.5 \text{ V}$	5 V	-1.7	-	-1.4	-	-1.1	-	mΑ
		$V_{O} = 4.6 \text{ V}$	5 V	-0.52	-	-0.44	-	-0.36	-	mΑ
		$V_{O} = 9.5 V$	10 V	-1.3	-	-1.1	-	-0.9	-	mΑ
		$V_{O} = 13.5 \text{ V}$	15 V	-3.6	-	-3.0	-	-2.4	-	mΑ
I <sub>OL</sub>	LOW-level output current	$V_0 = 0.4 \ V$	5 V	0.52	-	0.44	-	0.36	-	mΑ
		$V_{O} = 0.5 V$	10 V	1.3	-	1.1	-	0.9	-	mΑ
		$V_{O} = 1.5 \text{ V}$	15 V	3.6	-	3.0	-	2.4	-	mΑ
I <sub>I</sub>	input leakage current		15 V	-	±0.3	-	±0.3	-	±1.0	μΑ
I <sub>DD</sub>	supply current	$I_O = 0 A$	5 V	-	20	-	20	-	150	μΑ
			10 V	-	40	-	40	-	300	μΑ
			15 V	-	80	-	80	-	600	μΑ
Cı	input capacitance		-	-	-	-	7.5	-	-	pF

# 11. Dynamic characteristics

Table 7. Dynamic characteristics

 $V_{SS} = 0 \ V; \ T_{amb} = 25 \ ^{\circ}C.$ 

Symbol	Parameter	Conditions	$V_{DD}$	Extrapolation formula	Min	Тур	Max	Unit
t <sub>PHL</sub> HIGH to LOW		An to Yn;	5 V	11 73 ns + (0.55 ns/pF)C <sub>L</sub>	-	100	200	ns
propagation delay	see Figure 4	10 V	29 ns + (0.23 ns/pF)C <sub>L</sub>	-	40	80	ns	
			15 V	22 ns + (0.16 ns/pF)C <sub>L</sub>	-	30	60	ns
t <sub>PLH</sub>	LOW to HIGH	An to Yn;	5 V	11 63 ns + (0.55 ns/pF)C <sub>L</sub>	-	90	180	ns
	propagation delay	see Figure 4	10 V	29 ns + (0.23 ns/pF)C <sub>L</sub>	-	40	80	ns
			15 V	22 ns + (0.16 ns/pF)C <sub>L</sub>	-	30	60	ns

Table 7. Dynamic characteristics ...continued

 $V_{SS} = 0 \ V; \ T_{amb} = 25 \ ^{\circ}C.$ 

Symbol	Parameter	Conditions	$V_{DD}$	Extrapolation formula	Min	Тур	Max	Unit
t <sub>t</sub>	transition time	see Figure 4	5 V	10 ns + $(1.00 \text{ ns/pF})C_L$	-	60	120	ns
			10 V	9 ns + $(0.42 \text{ ns/pF})C_L$	-	30	60	ns
			15 V	6 ns + (0.28 ns/pF)C <sub>L</sub>	-	20	40	ns


<sup>[1]</sup> The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown ( $C_L$  in pF).

#### Table 8. Dynamic power dissipation P<sub>D</sub>

 $P_D$  can be calculated from the formulas shown.  $V_{SS} = 0$  V;  $t_f = t_f \le 20$  ns;  $T_{amb} = 25$  °C.

Symbol	Parameter	$V_{DD}$	Typical formula for P <sub>D</sub> (μW)	where:
P <sub>D</sub> dynamic power		5 V	$P_D = 350 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2$	$f_i$ = input frequency in MHz;
	dissipation		$P_D = 2200 \times f_i + \Sigma (f_0 \times C_L) \times V_{DD}^2$	f <sub>o</sub> = output frequency in MHz;
			$P_D = 7350 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2$	$C_L$ = output load capacitance in pF;
				$V_{DD}$ = supply voltage in V;
				$\Sigma(f_o \times C_L)$ = sum of the outputs.

### 12. Waveforms



Output shown going high when address input goes low, see  $\underline{\text{Table 3}}$ .

Measurement points are given in Table 9.

Logic levels:  $V_{OL}$  and  $V_{OH}$  are typical output voltage levels that occur with the output load.


Fig 4. Input rise and fall times, propagation delays and output transition times

#### Table 9. Measurement points


Supply voltage	Input	Output
$V_{DD}$	V <sub>M</sub>	V <sub>M</sub>
5 V to 15 V	0.5V <sub>DD</sub>	0.5V <sub>DD</sub>

HEF4028B\_6 © NXP B.V. 2009. All rights reserved.

#### **BCD** to decimal decoder



#### a. Input waveforms



#### b. Test circuit

Test data is given in Table 10.

Definitions for test circuit:

DUT = Device Under Test;

C<sub>L</sub> = load capacitance including jig and probe capacitance;

 $R_T$  = termination resistance should be equal to the output impedance  $Z_o$  of the pulse generator.

Fig 5. Test circuit for switching times


#### Table 10. Test data

Supply voltage	Input	nput I			
$V_{DD}$	V <sub>I</sub>	t <sub>r</sub> , t <sub>f</sub>	C <sub>L</sub>		
5 V to 15 V	V <sub>SS</sub> or V <sub>DD</sub>	≤ 20 ns	50 pF		

# 13. Package outline

#### DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



#### Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

0.015

0.033

0.009

0.051


OUTLINE	REFERENCES				EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT38-4						<del>95-01-14</del> 03-02-13

Fig 6. Package outline SOT38-4 (DIP16)

4EF4028B\_6 © NXP B.V. 2009. All rights reserved.

#### SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE	REFERENCES				EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT109-1	076E07	MS-012				<del>99-12-27</del> 03-02-19

Fig 7. Package outline SOT109-1 (SO16)

IEF4028B\_6

10 of 12

**BCD** to decimal decoder

# 14. Abbreviations

#### Table 11. Abbreviations

Acronym	Description
BCD	Binary Coded Decimal
ВСО	Binary Coded Octal

# 15. Revision history

### Table 12. Revision history

**Product data sheet** 

Document ID	Release date	Data sheet status	Change notice	Supersedes
HEF4028B_6	20091125	Product data sheet	-	HEF4028B_5
Modifications:	Section 9 "R	ecommended operating condi-	tions", ∆t/∆V values ı	updated.
HEF4028B_5	20090707	Product data sheet	-	HEF4028B_4
HEF4028B_4	20090304	Product data sheet	-	HEF4028B_CNV_3
HEF4028B_CNV_3	19950101	Product specification	-	HEF4028B_CNV_2
HEF4028B_CNV_2	19950101	Product specification	-	-

## 16. Legal information

#### 16.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 16.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

#### 16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 17. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

### 18. Contents

1	General description	. 1
2	Features	. 1
3	Applications	. 1
4	Ordering information	. 1
5	Functional diagram	. 2
6	Pinning information	. 3
6.1	Pinning	. 3
6.2	Pin description	. 3
7	Functional description	. 3
8	Limiting values	. 4
9	Recommended operating conditions	. 4
10	Static characteristics	. 5
11	Dynamic characteristics	. 5
12	Waveforms	. 6
13	Package outline	. 8
14	Abbreviations	
15	Revision history	10
16	Legal information	11
16.1	Data sheet status	
16.2	Definitions	11
16.3	Disclaimers	11
16.4	Trademarks	
17	Contact information	11
1Ω	Contents	12

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



All rights reserved.



founded by