

數位IC設計

RTL Coding – Part I




Optimization issues for VLSI Design

Five optimization issues:


- 1. Area (less silicon, less *cost*, high yield)
- 2. Speed (design constraint, better *timing performance*)
- 3. Power dissipation (cooling, battery)
- 4. Testability (minimize the time spent to test a single chip)
- 5. Design time (CAD tools)


Done by designers + tools





Bottom-Up Design Flow






Design Entry for VLSI System

Choose the design entry method:

Schematic

Gate level design
Intuitive & easy to debug



HDL (Hardware Description Language)

Descriptive & portable Easy to modify

Mixed HDL & Schematic

```
always @(IN)
begin
OUT = (IN[0] | IN[1]) &
    (IN[2] | IN[3]);
end
```



Hardware Description Language (HDL)

- Hardware description language allows you to describe circuit at different levels of abstractions, and allows you to mix any level of abstraction in the design
- Two of the most popular HDLs
 - -- Verilog -- VHDL
- HDLs can be used for both the <u>cell-based</u> synthesis and FPGA/CPLD implementation
- Only Verilog is introduced here



Why Verilog?

Verilog History

- Verilog was written by gateway design automation in the early 1980
- 2. Cadence acquired gateway in 1990
- 3. Cadence released Verilog to the public domain in 1991
- 4. In 1995, the language was ratified as IEEE standard 1364

Why Verilog?

- 1. Choice of many design teams
- 2. Most of us are familiar with C- like syntax/semantics



Verilog Features

Features:

- Procedural constructs for conditional, if-else, case and looping operations
- Arithmetic, logical, bit-wise, and reduction operations for expression
- Timing control

Basics of Verilog Language:

- Verilog Module

- Identifier

- Keyword

- Four Value Logic


Data Types

- Numbers


- Port Mapping

- Operator


- Comments



Verilog Module (1/3)



Test Bench



Verilog Module (2/3)

module module_name (port_name);

- (1) port declaration
- (2) data type declaration
- (3) module functionality or structure

endmodule

```
c_out_bar → >→ c_out
```

```
module Add_half(sum, c_out, a, b);

(1) input a, b;
output sum, c_out;

(2) wire c_out_bar;

(3) xor (sum, a, b);
not (c_out_bar, a, b);
not (c_out_bar);

endmodule
```



Verilog Module (3/3)

Verilog Module: basic building block

module DFF
- - -
endmodule

module ALU
- -
endmodule

module MUX
_
endmodule



Structural Description

Verilog allows three kinds of descriptions for circuits:

- (1) Structural description
- (2) Data flow description
- (3) Behavioral description

Structural description:


module OR_AND_STRUCTURAL(IN,OUT);


2. input [3:0] IN;

3. output OUT;

4. wire [1:0] TEMP;

- or u1(TEMP[0], IN[0], IN[1]);
- 6. or u2(TEMP[1], IN[2], IN[3]);
- 7. and (OUT, TEMP[0], TEMP[1]);
- endmodule








Data Flow Description

Data flow description

- module OR_AND_DATA_FLOW(IN, OUT);
- 2. input [3:0] IN;
- 3. output OUT;

Synthesized and optimized by tools

4. assign OUT = (IN[0] | IN[1]) & (IN[2] | IN[3]);



endmodule

NOTE:

What is the difference between <u>C</u> and <u>Verilog</u>?

<u>C</u>: only one iteration (once) is implemented for assignment


Verilog: hard-wired circuit for assignment



Behavioral (RTL) Description (1/2)

Behavioral description #1

- module OR_AND_BEHAVIORAL(IN, OUT);
- 2. input [3:0] IN;
- 3. output OUT;
- 4. reg OUT;
- 5. always @(IN)
- 6. begin
- 7. OUT = (IN[0] | IN[1]) & (IN[2] | IN[3]);
- 8. end
- 9. endmodule




Activate OUT while any voltage transition (0→1 or 1→0) happens at signal IN



Behavioral (RTL) Description (2/2)

endmodule



Truth Table

IN[0]	IN[1]	IN[2]	IN[3]	OUT
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

Behavioral description #2

```
module or_and(IN, OUT);
input [3:0] IN; output OUT; reg OUT; (Note)
always @(IN)
 begin
    case(IN)
      4'b0000: OUT = 0; 4'b0001: OUT = 0;
      4'b0010: OUT = 0; 4'b0011: OUT = 0;
      4'b0100: OUT = 0; 4'b0101: OUT = 1;
      4'b0110: OUT = 1; 4'b0111: OUT = 1;
     4'b1000: OUT = 0; 4'b1001: OUT = 1;
      4'b1010: OUT = 1; 4'b1011: OUT = 1;
     4'b1100: OUT = 0; 4'b1101: OUT = 1;
     4'b1110: OUT = 1; default: OUT = 1;
    endcase
                         Synthesized and
 end
                         optimized by tools
```



Verilog Primitives

Combinational	Three	MOS	CMOS	Bi-Directional	Pull Gates
Logic	State	Gates	Gates	Gates	
and nand or nor xor xnor buf not	bufif0 bufif1 notif0 notif1	nmos pmos rnmos rpmos	cmos	tran tranif0 tranif1 rtran rtranif0 rtranif1	pullup pulldown

Note: all primitives are simulatable (可模擬) but not all synthesizable (可合成)



Instance Name

A module instance must have a name.


ex: OR_AND_STRUCTURAL

Note: naming skill is very important in Verilog

The use of an instance name with a primitive is optional.

ex: u1, u2

```
or u1(TEMP[0], IN[0], IN[1]);
or u2(TEMP[1], IN[2], IN[3]);
and (OUT, TEMP[0], TEMP[1]);
```



Structural Description for Cell-Based Implementation

Structural description (cell-based):

```
module OR_AND_STRUCTURAL(IN,OUT);
```

```
input [3:0] IN;
output OUT;
wire [1:0] TEMP;
```

Cell library from: IBM, TSMC, UMC,...

```
orf203 u1(TEMP[0], IN[0], IN[1]);
orf203 u2(TEMP[1], IN[2], IN[3]);
andf201 (OUT, TEMP[0], TEMP[1]);
endmodule
```

This kind of design is not portable. Why?

Bad design method!




Gate Delay (1/3)

NAME	GRAPHIC SYMBOL	FUNCTIONAL EXPRESSION	COST (NUMBER OF TRANSISTORS)	GATE DELAY (NS)	1. Cost (# of trans.)
Inverter	$x \longrightarrow F$	F = x'	2	1	2. Delay
Driver	$x \longrightarrow F$	F = x	4	2 *	Gate delay is dependent on the VLSI technology
AND	y F	F = xy	6	2.4	and the cell library.
OR	y— F	F = x + y	6	2.4	Technology Mapping:
NAND	y— F	F=(xy)'	4	1.4	Convert the expression a'b'+c(a+b) into a logic
NOR	$y \longrightarrow F$	F = (x + y)'	4	1.4	schematic using gates defined in the cell library
XOR	y— F	$F = x \oplus y$	14	4.2	Translation + Optimization
XNOR	y— F	$F = x \odot y$	12	3.2	



Gate Delay (2/3)




and gate: 6 trans. xor gate: 14 trans.

Totally, 46 transistors

INPUT/OUTPUT PATH	DELAY (ns)
c_i to c_{i+1}	4.8
c_i to s_i	4.2
x_i, y_i to c_{i+1}	9.0
x_i, y_i to s_i	8.4

Delay (critical path)= 9.0 ns



Totally, 36 transistors

INPUT/OUTPUT PATH	DELAY (ns)	
c_i to c_{i+1}	2.8	Delay (critical path)
c_i to s_i	3.8	=7.6 ns
x_i, y_i to c_{i+1}	5.2	
x_i, y_i to s_i	7.6	

Critical Path: the longest path (delay) in a circuit




Gate Delay (3/3)

Technology Mapping (logic synthesis): convert the expression into a logic schematic using gates defined in the cell library


$c_i^{x_i}$	y _i 0	01	11	10
0		1		1
1	1		1	1.

Translation + Optimization


(a) Map representation




(b) AND-OR implementation



(c) OR gate decomposition



(d) Conversion to NAND network




(e) Optimized NAND network


-


Difference Between C and Verilog (1/2)



k=a+b; d=k+e; Verilog language:







Two adders (higher cost, higher speed)

One adder (lower cost, lower speed) clock rate might be faster


C 語法中 變數k和d只被計算一次,欲多次計算需加上迴圈指令。

Verilog 語法中變數k和d需使用硬體元件來計算,感覺上該硬體永遠存在, 只要輸入值有任何改變,相關聯的輸出會跟著改變(軟體指令為sequential process,硬體則為一個彷彿永遠存在的實體)。



Difference Between C and Verilog (2/2)

- 8-bit input wire, ?-bit adder, 2's complement
 (The number of bits (pins) required in a hardware design)
- 2. How about the critical path?



multiplexer reg

Critical path is longer, so the period is longer and the clock rate is slower


Critical path is shorter, so the period is shorter and the clock rate is faster


Clock rate=1/period (If period is 15 ns, the clock rate is about 67 MHz)



An Example

BEHAVIOR






STRUCTURE

Identifier

- Identifiers are names given to Verilog objects
- Names of modules, ports and instances are all identifiers
- First character must use a letter, and other character can use letter, number or "_"
- Upper case and lower case letters are different
- How to determine a suitable name ???



Keywords

- Predefined identifiers to define the language constructs
- All keywords are defined in lower case
- Cannot be used as identifiers


Examples: module, initial, assign, always,

endmodule, ...




Four Value Logic







0: logic 0 / false




1: logic 1 / true



X: unknown logic value




Z: high-impedance



Four Value Logic: Example

- 6'hCA 001010 truncated, not 11001010
- 6'hA 001010 filled with two '0' on left
- 16'bZZ



Timescale in Verilog

The 'timescale declares the time unit and its precision.

'timescale <time_unit> / <time_precision>

ex: 'timescale 10 ns / 1 ns

delay= 20 ns

c — cbar

not #2 u1(cbar, c); Delay=20 ns

or #2.54 u2(TEMP[1], IN[2], IN[3]); Delay=25 ns

and # 3.55 (OUT, TEMP[0], TEMP[1]); Delay=36 ns


4

Delay

Simulation Delay

'timescale 10 ns / 1 ns

or #2.54 u1(TEMP[0], IN[0], IN[1]); or # 2.54 u2(TEMP[1], IN[2], IN[3]); and #3.55 (OUT, TEMP[0], TEMP[1]);



Physical Delay: NOTE

- 1. Physical delay can be acquired after synthesis process.
- 2. Physical delay is dependent on the VLSI technology and cell lib. (eg., 0.25, 0.18, 0.13,)
- 3. After synthesis, the instruction such as # 3.55 becomes useless.
- 4. Timescale is used for simulation not for physical circuit.

If new IN[3] is activated at 10th ns, the simulated output OUT will be generated at 71th ns. If new IN[1] is activated at 2th ns, the simulated output OUT will be generated at 63th ns.

4


Data Types


- Nets
 - physical connection between devices
- Registers
 - abstract storage devices
- Parameters
 - run-time constants
- The positions of three data types define whether they are global to a module or local to a particular always statement
- By default, net and register are one-bit wide (a scalar)

not multi-bit wide (a vector)

NETs

- Connects between structural elements
- Must be continuously driven by
 - Continuous assignment
 - Module or gate instantiation
- Default initial value for a wire is "Z"






Types of Nets

Net declaration

<nettype> <range>? <delay_spec>? <<net_name> <,net_name>*>

Net Types	Functionality
wire, tri	for standard interconnection wires (default)
wor, trior	for multiple drivers that are Wire-ORed
wand, triand	for multiple drivers that are Wire-ANDed
trireg	for nets with capacitive storage
tri1	for nets which pull up when not driven
tri0	for nets which pull down when not driven
supply1	for power rails
supply0	for ground rails

Note: Some of those net types are un-synthesizable (不能電路合成的)



Nets (1/2)

wire, wand, wor, tri, supply0, supply1

```
wire k; // single-bit wire
wire [0:31] w1, w2; // Two 32-bit wires
  wire w1;
  assign w1=a;
                                             w1
                                                       (error)
  assign w1=b; (error)
Method 1:
  wand x;
                                                         (ok)
                                                 - X
  assign x=j; assign x=i;
Method 2:
  wor y;
                                                          (ok)
  assign y=o; assign y=p;
```

4

Nets (2/2)


tri: all variables that drive the tri must have a value of Z except one (ensured by the designer).

```
module tri-test(out, condition)
input [1:0] condition; output out;
reg a, b, c;
tri out;
 always@(condition)
 begin
   a=1'bz; b=1'bz; c=1'bz;
                                  supply0 → wires tied to logic 0 (ground)
   case (condition)
                                  supply1 → wires tied to logic 1 (power)
    2'b00: a=1'b1;
    2'b01: b=1'b0;
    2'b10: c=1'b1;
   endcase
 end
assign out=a; assign out=b; assign out=c;
endmodule
```



Registers

- Represent abstract data storage elements
- Hold its value until a new value is assigned to it
- Registers are used extensively in behavioral modeling
- Default initial value for a register is "X"





Types Of Registers

Register declaration

<register_type> <range>? <<register_name> <,register_name>*>

Register Types	Functionality
reg	Unsigned integer variable of varying bit width
integer	Signed integer variable, 32-bit wide. Arithmetic operations producing 2's complement results.
real	Signed floating-point variable, double precision
time	Unsigned integer variable, 64-bit wide

```
reg a; // a scalar register
reg [3:0] b,c;// two 4-bit vector registers
reg [7:0] byte_reg; // a 8-bit registers
reg [7:0] memory_block [255:0];
```

memory-block is an array of 256 registers, each of which is 8 bits width. You can access individual register, but you cannot access individual bits of register directly.

```
byte_reg=memory_block [120];
bit=byte_reg [7]; // wire bit;
```



Numbers (1/2)

Numbers are integer or real constants.
 Integer constants are written as

<size>'<base format><number>

- Real number can be represented in decimal or scientific format.
- A number may be sized or unsized



Numbers (2/2)

- The base format indicates the type of number
 - Decimal (d or D)
 - Hex (h or H)
 - Octal (o or O)
 - Binary (b or B)

```
ex: unsize

h72ab

number

base format

size

16'h72ab

number

size

hase format
```





Half Adder (1/5)

a\b	0	1
0	0	1
1	1	0




a\b	0	1			
0	0	0			
1 0 1					
c_out=ab					






Half Adder (2/5)




Structural description

```
module Add_half(sum, c_out, a, b);
input a, b;
output sum, c_out;
wire c_out_bar;

xor (sum, a, b);
nand (c_out_bar, a, b);
not (c_out, c_out_bar);
endmodule
```





Half Adder (3/5)

Data flow description


```
module Add_half(sum, c_out, a, b);
input a, b;
output sum, c_out;
a
```

 $assign {c_out, sum} = a + b;$

endmodule

assign: continuous assignment






half

adder

sum

c_out



Half Adder (4/5)

Behavioral description #1

```
module Add_half(sum, c_out, a, b);
  input
          a, b;
  output sum, c_out;
          sum, c out;
  reg
  always @ (a or b)
   begin
    sum = a \wedge b;
    c_out = a & b;
                                                   sum
   end
endmodule
                                      c_out_bar
```



Half Adder (5/5)

Behavioral description #2

```
module Add_half(sum, c_out, a, b);
input a, b;
                                          2'b10:begin
output sum, c_out;
                                              sum = 1; c_out = 0;
reg sum, c_out;
                                             end
always @(a or b)
                                          default:begin
begin
                                              sum = 0; c_out = 1;
   case({a,b})
                                             end
    2'b00:begin
                                                         a\b
                                           endcase
        sum = 0; c\_out = 0;
                                     end
                                                           0
                                                                     sum
        end
                                     endmodule
    2'b01:begin
                                                          a\b
        sum = 1; c_out = 0;
                                                                  0 c_out
                                                           0
        end
```

4

Parameter

Parameter declaration

```
parameter<range>?<list_of_assignments>
```

 You can use a parameter anywhere that you can use a literal.

```
ex: module mod(ina, inb,out);
......

parameter m1=8;
.... w1 can be set as a (n+1)-bit wire if
wire [m1:0] w1; we change m1 to n
..... (i.e., m1=10 w1 becomes a 11-bit wire endmodule

m1=4 w1 becomes a 5-bit wire)
```

4

Parameterized Design (1/2)

```
\begin{array}{lll} \text{module PARAM(A , B , C);} & \text{module test (a , b , c);} \\ \text{input [7 : 0] A , B;} & \text{parameter width = 8;} \\ \text{output [7 : 0] C;} & \text{input [width - 1 : 0] a, b;} \\ \text{wire f;} & \text{output [width - 1 : 0] c;} \\ \text{or } & \text{o1(f,A,B);} \\ \text{test } \#(4) & \text{u1(A , f , C);} \\ \text{endmodule} & \text{assign c = a \& b;} \\ \end{array}
```

endmodule

Override the value of width when the test module is instantiated Save the file as PARAM.v and compile (synthesis) it

the width value become 4




Parameterized Design (2/2)

module test_2(A, B, C, D);

```
parameter width = 8;
module PARAM_1(A, B, C, D);
input [4:0] A;
                                        parameter height = 8;
                                        parameter length = 8;
input [3:0] B;
input [3:0] C;
                                        input [width - 1 : 0] A;
output [5 : 0] D;
                                        input [height - 1 : 0] B;
                                        input [length- 1:0] C;
test_2 #(5, 4, 4) u1(A, B, C, D);
                                        output [width: 0] D;
endmodule
                                           assign D = A + B + C;
                                        endmodule
```

Override those values of many parameters when the test_2 module is instantiated (width = 5; height = 4; length = 4)



Port Mapping

In Order

```
Mux Mux_1(Sel,x,y,Mux_Out);
Register8 Register8_1(Clock,Reset,Mux_Out,Reg_Out);
```

By Name

```
Mux_1(.Sel(Sel),.x(x),.y(y),.out(Mux_Out));

Register8 Register8_1(.Clock(Clock), .Reset(Reset),.data(Mux_Out),.q(Reg_Out));
```



Port Mapping by Position Association

```
module parent_mod;
            [3:0] g;
  wire
  child_mod G1(g[3], g[1], g[0], g[2]);
endmodule
module child_mod(sig_a, sig_b, sig_c, sig_d);
  input sig_c, sig_d;
  output sig_a, sig_b;
                                         g[1] g[0]
                                    g[3]
                                                   g[2]
   module description
                                    sig_a sig_b sig_c sig_d
endmodule
                                         child_mod
```

in-order port mapping



Port Mapping by Name Association

Name mapping is better, why?


```
module parent_mod;
             [3:0] g;
  wire
  child_mod G1(.sig_c(g[3]), .sig_d(g[2]), .sig_b(g[0]),
                 .sig_a(g[1]));
```


endmodule

```
module child_mod(sig_a, sig_b, sig_c, sig_d);
  input
        sig_c, sig_d;
  output sig_a, sig_b;
                                         g[0]
                                    g[1]
```

module description endmodule

naming port mapping






Expressions

- An expression comprises of operators and operands, see Example, and are covered separately in the following two sections.
- Example

expression
$$W <= X - Y + Z$$

operators operands



Verilog Operands

Four data objects form the operands of an expression

Verilog Operands						
Identifiers						
Literals						
string (bit & character)	4'b 1101					
numeric (integer, real+)	34					
Function Call	Function Call					
Index & Slice Names						

Identifiers

- Verilog identifiers consists of letters, digits, underscores (_) and dollar sign (\$)
- Verilog is case sensitive, so upper and lower case identifier names are treated as different identifiers

4


Identifier and Literal Operands (1/2)

```
module LITERALS(A1, A2, B1, B2, Y1, Y2);
         input
                 A1, A2, B1, B2;
2.
         output [7:0] Y1; output [5:0] Y2;
3.
         parameter CST = 4'b 1010, TF=25;
         reg [7:0] Y1; reg [5:0] Y2;
5.
    always @(A1 or A2 or B1 or B2)
6.
    begin
7.
                            Identifier
         if (A1 == 1)
8.
            Y1 = {CST, 4'b 0000};
9.
         else if (A2 == 1)
10.
            Y1 = \{CST, 4'b 0101\};
11.
                                           Bit string literals
         else
12.
            Y1 = \{CST, 4'b 1111\};
13.
         if (B1 == 0) Y2 = 10;
14.
         else if (B2 == 1) Y2 = 15;
15.
         else Y2 = TF + 10 + 15:
16.
     end
17.
                                         Numeric (integer) literal
                          Identifier
    endmodule
18.
```

4

Identifier and Literal Operands (2/2)

```
parameter CST = 4'b 1010, TF=25;
if (A1 == 1)
    Y1 = {CST, 4'b 0000};
else if (A2 == 1)
    Y1 = {CST, 4'b 0101};
else
    Y1 = {CST, 4'b 1111};
if (B1 == 0)    Y2 = 10;
else if (B2 == 1) Y2 = 15;
else    Y2 = TF +10 +15;
```



A1	0	1	0	1
A2	0	0	1	1
B1	0	1	0	1
B2	0	0	1	1
Y1	<u>1010</u> 1111	<u>1010</u> 0000	<u>1010</u> 0101	<u>1010</u> 0000
Y2	001010 ₂ (10)	110010 ₂ (50)	001010 ₂ (10)	001111 ₂ (15)

Function Call Operands (1/4)

 Function calls, which must reside in an expression, are operands. The single value returned from a function is the operand value used in the expression.

```
module FUNCTION_CALLS (A1, A2, A3, A4, B1, B2, B3, B4, Y1, Y2);
1.
         input A1, A2, A3, A4, B1, B2, B3, B4; output [2:0] Y1, Y2;
2.
         reg [2:0] Y1, Y2;
3.
     function [2:0] Fn1;
4.
        input
               F1, F2, F3;
5.
         begin
6.
            Fn1 = F1+F2+F3;
7.
         end
8.
     endfunction
9.
       always @(A1 or A2 or A3 or A4 or B1 or B2 or B3 or B4)
10.
         begin
11.
         Y1 = Fn1(A1, A2, A3) + A4;
12.
         Y2 = Fn1(B1, B2, B3)-B4;
13.
        end
14.
                                    Function call operand
     endmodule
15.
```



Function Call Operands (2/4)

```
function [2:0] Fn1;
input F1, F2, F3;
begin
  Fn1 = F1+F2+F3;
end
endfunction
```

A1	0	0	1	1
A2	0	0	1	1
A3	0	0	0	0
A4	0	1	0	1
B1	0	1	0	1
B2	0	0	0	0
B3	0	0	1	1
B4	0	0	1	1
Y1[2:0]	000	001	010	011
Y2[2:0]	000	001	000	001

always @(A1 or A2 or A3 or A4 or B1 or B2 or B3 or B4) **begin**Y1 = Fn1(A1, A2, A3)+A4;

Y2 = Fn1(B1, B2, B3)-B4; **end**

2's complement is implemented: A-B

- (1) A加上B的2補數
- (2) a.若有進位(carry),代表結果為正, 去 掉進位,剩下即為結果

b.若無進位(carry),代表結果為負,取 結果的2補數,在前面加上負號

Function Call Operands (3/4)

```
module FUNCTION_CALLS (A1, A2, A3, A4, Y1, Y2);
1.
                 A1, A2, A3, A4; output [4:0] Y1, Y2;
2.
        reg [4:0] Y1, Y2;
3.
                                        always @(A1 or A2 or A3 or A4)
                                          begin
      function [4:0] Fn1;
4.
                                           Y1 = Fn1(A1, A2, A3, A4)+10;
        input F1, F2, F3, F4;
5.
                                           Y2 = Fn2(A1, A2, A3, A4)-5;
        begin
6.
                                         end
            Fn1 = F1+F2+F3+F4;
7.
                                        endmodule
        end
8.
                                         A1
                                                  0
                                                           0
                                                                    0
      endfunction
9.
                                         A2
                                                  0
                                                           0
                                                                    0
     function [4:0] Fn2;
10.
                                         A3
                                                  0
                                                                            0
                                                           0
                F1, F2, F3, F4;
        input
11.
                                         A4
                                                  0
                                                                    0
        begin
12.
                                       Y1[4:0]
                                               01010
                                                         01011
                                                                 01011
                                                                          01100
            Fn2 = (F1+F2)+(F3+F4);
13.
                                                11011
                                                                 11100
                                       Y2[4:0]
                                                         11100
                                                                          11101
        end
14.
      endfunction
15.
                              00000+11011 (-5)=11011 \implies -00100+1=-00101(-5)
```

 $00001+11011 (-5)=11100 \implies -00011+1=-00100(-4)$




Function Call Operands (4/4)

$$Fn1 = F1+F2+F3+F4;$$


What is the different?

$$Fn2 = (F1+F2)+(F3+F4);$$



Longer delay (3 stages)

Why?



Shorter delay



Index and Slice Name Operands (1/2)


 Index operand specifies a single element of an array and slice operand specifies a sequence of elements within an array

```
module INDEX_SLICE_NAME (A, B, Y);
        input [5:0]
                        A, B;
2.
        output [11:0]Y;
        parameter C = 3'b111;
4.
        reg [11:0] Y;
    always @(A or B)
    begin
7.
        Y[2:0] = A[2:0];
8.
       Y[3] = A[3] | B[3];
9.
      Y[5:4] = {A[5] | B[5], A[4] \& B[4]};
10.
      Y[8:6] = B[2:0];
11.
        Y[11:9] = C;
12.
    end
13.
   endmodule
```



Index and Slice Name Operands (2/2)

A[2:0]	000	010	100	101	110
A[3]	0	1	0	1	0
A[4]	0	1	0	1	0
A[5]	0	1	0	1	0
B[2:0]	110	111	101	001	000
B[3]	0	0	1	1	0
B[4]	0	0	1	1	0
B[5]	0	0	1	1	0
Y[0:2]	000	010	100	101	110
Y[3]	0	1	1	1	0
Y[5:4]	00	10	10	11	00
Y[8:6]	110	111	101	001	000
Y[11:9]	111	111	111	111	111



111

Operators (1/3)

 Operators perform an operation on one or more operands within an expression. An expression combines operands with appropriate operators to produce the desired function expression.

Name	Operator
bit-select or part-select	[]
parenthesis	()
Arithmetic Operators	
multiplication	*
division	/
addition	+
subtraction	-
modulus	%
Sign Operators	
identity	+
negation	-

Operators (2/3)

Name	Operator
Relational Operators	
less than	<
less than or equal to	<=
greater than	>
greater than or equal to	>=
Equality Operators	
logic equality	==
logic inequality	!=
case equality	===
case inequality	!==
Logical Comparison Operators	
NOT	!
AND	&&
OR	
Logical Bit-Wise Operators	
unary negation NOT	~
binary AND	&
binary OR	
binary XOR	٨
binary XNOR	^~ or ~^

Operators (3/3)

Name	Operator
Shift Operators	
logical shift left	<<
logical shift right	>>
Concatenation & Replication	
Operators	
concatenation	{}
replication	{{ }}
Reduction Operators	
AND	&
OR	I
NAND	~&
NOR	~
XOR	^
XNOR	^~ or ~^
Conditional Operator	
conditional	?:

-

Arithmetic Operators

```
module ARITHMETIC(A, B, Y1, Y2, Y3);
1.
        input [2:0]
                    A, B;
2.
        output [3:0] Y1;
3.
        output [4:0] Y3;
4.
        output [3:0]
                      Y2;
5.
        reg [3:0] Y1;
6.
        reg [4:0] Y3;
7.
        reg [3:0] Y2;
8.
9.
      always @(A or B)
10.
      begin
11.
       Y1 = A + B;
12.
       Y2 = A - B;
13.
        Y3 = A * B;
14.
        Y4 = A / B; (不建議)
15.
        Y5 = A \% B;
16.
      end
17.
     endmodule
18.
```

Arithmetic operators: (1) + (2) (3) * (4) / (++)non-syn. (5) % (++)non-syn.

A[2:0]	000	001	101	110
B[2:0]	101	111	100	001
Y1[3:0]	0101	1000	1001	0111
Y2[3:0]	1011 (-5)	1010(-6)	0001(+1)	0101(+5)
Y3[4:0]	00000	00111	10100	00110

Sign Operators

```
module SIGN(A, B, Y1, Y2);
1.
        input [2:0]
                        Α;
2.
        input [2:0]
                        B;
3.
        output [3:0] Y1;
4.
        output [3:0] Y2;
5.
        reg [3:0]
                        Y1;
6.
        reg [3:0]
                         Y2;
7.
```

```
Sign operators:
(1)+
(2)-
```

- 8. always @(A or B)
- 9. begin

10.
$$Y1 = A + -B;$$

11.
$$Y2 = -A + B$$
;

12. end

13. endmodule

A[2:0]	000	001	100	101	110	111	000
B[2:0]	110	101	100	010	000	001	101
Y1[3:0]	1010	1100	0000	0011	0110	0110	1011
	(-6)	(-4)	(0)	(3)	(6)	(6)	(-5)
Y2[3:0]	0110	0100	0000	1101	1010	1010	0101
	(6)	(4)	(0)	(-3)	(-6)	(-6)	(5)

Relational Operators

```
module RELATIONAL_OPERATORS(A, B, Y);
1.
         input [2:0]
2.
         input [2:0]
3.
         output [3:0]
4.
         reg [3:0] Y;
5.
      always @(A or B)
6.
      begin
7.
         Y[0] = A > B;
8.
         Y[1] = A >= B;
9.
        Y[2] = A < B;
10.
        if (A \le B)
11.
          Y[3] = 1;
12.
         else
13.
           Y[3] = 0;
14.
     end
15.
     endmodule
16.
```

A;

B;

Relational operators:

A[2:0]	1	2	3	4	5	6	7	3	0
B[2:0]	3	5	6	7	2	1	0	3	6
Y[3]	1	1	1	1	0	0	0	1	1
Y[2]	1	1	1	1	0	0	0	0	1
Y[1]	0	0	0	0	1	1	1	1	0
Y[0]	0	0	0	0	1	1	1	0	0

4

Equality & Inequality Operators

```
module EQUALITY_OPERATORS(A, B, Y);
1.
         input [2:0]
                            A:
2.
                            B;
         input [2:0]
3.
         output [4:0]
4.
         req [4:0] Y:
5.
      always @(A or B)
6.
      begin
7.
         Y[0] = A != B;
8.
         Y[1] = A == B;
9.
         if (A == B)
10.
           Y[4:2] = A;
11.
         else
12.
            Y[4:2] = B;
13.
     end
14.
     endmodule
15.
```

When comparison is true, the result is 1 When comparison is false, the result is 0

A[2:0]	0	7	4	1	0
B[2:0]	3	7	3	4	5
Y[0]	1	0	1	1	1
Y[1]	0	1	0	0	0
Y[4:2]	3	7	3	4	5

4

Logical Comparison Operators (1/2)

```
module COMPARISON(A, B, C1,C2,C3);
1.
        input [2:0] A,B;
2.
        output [2:0] C1, C2, C3;
3.
                [2:0] C1, C2, C3;
        reg
4.
     always @(A or B)
5.
     begin
6.
      if ((A == 1) \&\& (B>2))
7.
        C1= 2'b 00; else C1= 2'b 11;
8.
      if (( A>3) || ( B>1 ) )
9.
        C2= 2'b 00; else C2= 2'b 11;
10.
      if (!A)
11.
        C3= 2'b 00; else C3= 2'b 11;
12.
      end
13.
     endmodule
14.
```


```
Logic comparison operators:
(1)! (NOT)
(2) && (AND)
(3) || (OR)
```



Logical Comparison Operators (2/2)

```
01[2:0]
always @(A or B)
 begin
  if ((A == 1) \&\& (B>2))
   C1 = 2'b 00;
                                                                   un1_C110
     else C1 = 2'b 11;
                               B[2:0]
                                                          C110
  if (( A>3) || ( B>1 ) )
   C2 = 2'b 00;
     else C2= 2'b 11;
                                                                   un1_A_1
  if (!A)
   C3 = 2'b 00;
                               A[2:0]
      else C3 = 2'b 11;
  end
                                                          C210
                                                                   un1 C210
```

A[2:0]	000	001	010	101
B[2:0]	000	010	001	010
C1[2:0]	011	011	011	011
C2[2:0]	011	000	011	000
C3[2:0]	000	011	011	011



Logical Bit-Wise Operators

```
module BITWISE(A, B, Y1, Y2, Y3, Y4, Y5);
```

input [3:0] A;

input [3:0] B;

output [3:0] Y1, Y2, Y3, Y4, Y5;

reg [3:0] Y1, Y2, Y3, Y4, Y5;

Logic bit-wise operators:

- (1) ~ (unary NOT)
- (2) & (binary AND)
- (3) | (binary OR)
- (4) ^ (binary XOR)
- (5) $^{\sim}$ or $^{\sim}$ (binary XNOR)

always @(A or B)

begin

Y1 = ~A;	0110
Y2 = A & B;	& 0011
Y3 = A B;	0010
$Y4 = A \wedge B;$	
$Y5 = A^ = B;$	0110
end	0011
endmodule	0111

A[3:0]	000	0001	00 <mark>1</mark> 0	01 <mark>1</mark> 0
B[3:0]	000	0000	00 <mark>0</mark> 1	00 <mark>1</mark> 1
Y1[3:0]	1111	1110	11 <mark>0</mark> 1	10 <mark>0</mark> 1
Y2[3:0]	000	0000	00 <mark>0</mark> 0	00 <mark>1</mark> 0
Y3[3:0]	000	0001	00 <mark>1</mark> 1	01 <mark>1</mark> 1
Y4[3:0]	000	0001	00 <mark>1</mark> 1	01 <mark>0</mark> 1
Y5[3:0]	1111	1110	1100	10 <mark>1</mark> 0

Shift Operators

- module SHIFT(A, Y1, Y2);
- input [7:0] A;
- 3. **output** [7:0] Y1;
- 4. **output** [7:0] Y2;
- 5. **reg** [7:0] Y1;
- 6. **reg** [7:0] Y2;

- Shift operators:
- (1) << (left shift)
- (2) >> (right shift)

- 7. parameter
- B=3;
- always @(A)
- 9. begin
- 10. Y1 = A << B;
- 11. Y2 = A >> 2;
- 12. end

A[7:0]	00000000	00000001	00000011	00000100
Y1[7:0]	00000000	00001000	00011000	00100000
Y2[7:0]	00000000	00000000	00000000	00000001

13. endmodule

4


11.

endmodule

Concatenation & Replication Operators

```
module CONCATENATION (A, B, Y);
1.
        input [2:0]
                          A;
2.
                                                   Concatenation
                                                                    {}
        input [2:0]
                          B;
3.
                                                    Replication
                                                                   {{}}
        output [14:0]
                          Y;
4.
                          Y;
        reg [14:0]
5.
                                           A[2:0]
                                                    000
                                                           001
                                                                        011
                                                                  010
                                           B[2:0]
                                                    000
                                                           010
                                                                        110
                                                                  100
                          C=3'b011;
         parameter
6.
                                           Y[14:0]
                                                    000
                                                           010
                                                                        110
                                                                  100
      always @(A)
                                                    000
                                                           001
                                                                  010
                                                                        011
7.
      begin
                                                           011
                                                                 011
                                                                        <u>011</u>
                                                    <u>011</u>
8.
                                                           011
                                                                  011
                                                                        011
                                                    011
        Y = \{ B, A, \{ 2 \{ C \} \}, 3'b 001 \};
9.
                                                    001
                                                           001
                                                                  001
                                                                        001
     end
10.
```

3+3+2*3+3=15



Reduction Operators

```
module REDUCTION (A, Y);
    input [3:0] A;
    output [5:0] Y;
    reg [5:0] Y;
always @(A)
begin
 Y[0] = & A;
 Y[1] = |A;
 Y[2] = -& A;
 Y[3] = \sim |A;
 Y[4] = ^A; // XOR, 奇同位
 Y[5] = ~^ A; //XNOR,偶同位
end
endmodule
```

Reduction operators: (1) & (2) | (3)~& (4) ~| (5) ^ (6) ~^

& A → A[0] & A[1] & A[2] & A[3] | A → A[0] | A[1] | A[2] | A[3] ^ A → A[0] ^ A[1] ^ A[2] ^ A[3]

A[3]	0	0	0	0
A[2]	0	0	0	0
A[1]	0	0	1	1
A[0]	0	1	0	1
Y[5:0]	101100	010110	010110	100110

Conditional Operators

Conditional operators:

```
module ADD_SUB (A, B, SEL, Y);
```

- 2. **input** [7:0] A; **input** [7:0] B;
- 3. input SEL;
- 4. **output** [8:0] Y1,Y2;
- **reg** [8:0] Y2,Y1;
- 6. always @(A or B)
- 7. begin
- 8. Y1 = (SEL == 1)?(A + B): (A B);
- 9. Y2 = (!SEL) ? A : B;
- 10. **end**

endmodule

SEL	0	0	1	1
) OLL	U	U	Į.	Į.
A[7:0]	00000100	00000001	00000100	00000001
B[7:0]	00000001	00000010	00000001	00000010
Y1[8:0]	00000011	11111111	00000101	00000011
Y2[8:0]	00000100	00000001	00000001	00000010

? :



Full Adder (1/6)

Reduction with K-map or Boolean Algebra.

ab\c_in	0	1
00	0	1
01	1	0
11	0	1
10	1	0

ab\c_in	0	1
00	0	0
01	0	1
11	1	1
10	0	1

sum

$$=(ab+ab)c_in+(ab+ab)c_in$$

$$=(a \oplus b)c_{in}+(a \oplus b)c_{in}$$

$$=(a \oplus b) \oplus c_in$$

$$=ab+(ab+ab)c_in$$

$$=ab+(a\oplus b)c_in$$

Reduction is done by user or tool.



Full Adder (2/6)

module Add_full(c_in, sum, c_out, a, b);

```
input a, b, c_in;
output sum, c_out;
```

$$sum = (a \oplus b) \oplus c_in$$
$$c_out = ab + (a \oplus b)c_in$$

```
reg sum, c_out;
always @(a or b or c_in)
begin
sum = (a ^ b) ^ c_in;
c_out = (a&b) | ((a ^ b) &c_in);
end
endmodule structural description
```

or


assign {c_out, sum} = a + b + c_in; data flow description

Save file as Add_full.v and Synthesize it



Full Adder (3/6)

$$sum = (a \oplus b) \oplus c_in$$



structural description

module Add_full(sum, c_out, a, b, c_in);

input output

a, b, c_in;

sum, c_out;

wire

w1, w2, w3;

Add_half Add_half

M1(w1, w2, a, b);

M2(sum, w3, c_in, w1);

or endmodule (c_out, w2, w3);

in-order port mapping

Hierarchical Description

data flow description

module Add_half(sum, c_out, a, b);
input a, b;
output sum, c_out;

assign {c_out, sum} = a + b;
endmodule



Full Adder (4/6)

Implementation Issue:

```
module Add_full(sum, c_out, a, b, c_in);
               a, b, c_in;
   input
   output
               sum, c out;
               w1, w2, w3;
   wire
                M1(w1, w2, a, b);
   Add half
                M2(sum, w3, c_in, w1);
   Add_half
                (c_out, w2, w3);
   or
endmodule
module Add_half(sum, c_out, a, b);
 input a, b;
 output sum, c_out;
 assign \{c\_out, sum\} = a + b;
endmodule
                           Add full.v
```

If both modules (Add_full and Add_half) are saved in the same file, then name and save the file as Add_full.v (top module)

Compile Add_full.v and synthesize it

Full Adder (5/6)

```
If modules Add_full and Add_half are saved in the distinguish files (Add_full.v and Add_half respectively), then the include command is necessary (otherwise ?..)
```

Compile Add_full.v and synthesize it

4

Full Adder (6/6)


4-bit Adder

module Adder_4_RTL(sum, c_out, a, b, c_in);

input [3:0] a, b;
input c_in;
output [3:0] sum;
output c_out;


assign {c_out, sum} = a + b+ c_in;
endmodule

The synthesized circuit is dependent on the tool you use (might be ripple-carry Adder or other Adders).






3 to 8 Decoder (1/4)



E	In[2]	In[1]	In[0]	Out[7]	Out[6]	Out[5]	Out[4]	Out[3]	Out[2]	Out[1]	Out[0]
0	X	X	X	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0	0	0	1	0
1	0	1	0	0	0	0	0	0	1	0	0
1	0	1	1	0	0	0	0	1	0	0	0
1	1	0	0	0	0	0	1	0	0	0	0
1	1	0	1	0	0	1	0	0	0	0	0
1	1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	1	0	0	0	0	0	0	0



3 to 8 Decoder (2/4)



Structural description

```
1. module decoder (E, In, Out);
```

```
2. input E; input [2:0] In;
```

- 3. output [7:0] Out;
- 4. wire [7:0] Out;
- 5. wire tmp0, tmp1, tmp2;

```
not not1(tmp0,In[0]); not not2(tmp1,In[1]);
```

not not3(tmp2,In[2]);

and and0(Out[0], E, tmp0, tmp1, tmp2);

and and1(Out[1], E, In[0], tmp1, tmp2);

and and2(Out[2], E, tmp0, In[1], tmp2);

and and 3(Out[3], E, In[0], In[1], tmp2);

and and 4(Out[4], E, tmp0, tmp1, In[2]);

and and5(Out[5], E, In[0], tmp1, In[2]);

and and6(Out[6], E, tmp0, In[1], In[2]);

and and 7(Out[7], E, In[0], In[1], In[2]);

16. endmodule




3 to 8 Decoder (3/4)

Out[0]

Out[1]

Data flow description

- module decoder(E, In, Out); 1.
- input E; 2.



3 to 8 Decoder (4/4)

```
3'b100: Out = 8'h10;
Behavioral description
                                           3'b101: Out = 8'h20;
  module Decoder_Behavioral(E, In, Out);
                                           3'b110: Out = 8'h40;
   Input
                  E;
                                           default: Out = 8'h80;
   input
          [2:0]
                  In;
                                           endcase
   output [7:0]
                  Out;
                                        end
          [7:0]
                  Out:
   reg
                                 end
   always @(E or In)
                                 endmodule
   begin
                                                       Out
   if(!E)
                                       Ε
                                            In
       Out = 8'h00;
                                       0
                                          X X X I
                                                  0000000
   else
                                               0
                                                  0000001
       begin
                                                  0000010
         case(In)
                                                  000010
         3'b000: Out = 8'h01;
                                                  00001000
                                               1
         3'b001: Out = 8'h02;
                                                  0\ 0\ 0\ 1\ 0\ 0\ 0
         3'b010: Out = 8'h04;
                                                  0010000
                                                  01000000
         3'b011: Out = 8'h08;
                                                    0000
```



Hierarchical Design of 3-8 decoder

Data flow description

```
In[2]
                                                                       In[1] In[0]
module decoder_2_4(E, In, Out);
input E; input [1:0] In;
output [3:0]Out; wire [3:0] Out;
assign Out = E ? 1'b1 << In : 4'h0;
                                                                    E1
                      2 to 4 decoder
endmodule
module decode_3_8(E, In, Out);
                                                   In[1]
                                                           In[0]
                                                                         In[1] In[0]
input E; input [2:0] In;
                                                     Decoder1
                                                                       Decoder 0
                                                                 G1
                      [7:0] Out; wire E1, G1, G2
output
                                                    2-4 decoder
                                                                      2-4 decoder
     G2;
 not u1(E1, ln[2]); and a1(G1, E, ln[2]);
 and a2(G2, E, E1);
                                                      Out[7:4]
                                                                        Out[3:0]
 decoder_2_4 M(G1, In[1:0], Out[7:4]);
 decoder_2_4 L(G2 , In[1 : 0] , Out[3 : 0]);
endmodule
                                structural description
```





Hierarchical Description of Circuit

```
module Add_rca_4(sum, c_out, a, b, c_in);
input [3:0] a, b;
input c_in;
Ripple-Carry output [3:0] sum;
Adder output c_out;
wire c_in2, c_in3, c_in4;
```

Add_full G1(sum[0], c_in2, a[0], b[0], c_in); Add_full G2(sum[1], c_in3, a[1], b[1], c_in2); Add_full G3(sum[2], c_in4, a[2], b[2], c_in3); Add_full G4(sum[3], c_out, a[3], b[3], c_in4);

endmodule






Array of Instances

```
module array_of_nor(y, a, b);
  input [0:7] a, b;
              [0:7] y;
  output
              (y[0], a[0], b[0]);
  nor
              (y[1], a[1], b[1]);
  nor
              (y[2], a[2], b[2]);
  nor
              (y[3], a[3], b[3]);
  nor
              (y[4], a[4], b[4]);
  nor
              (y[5], a[5], b[5]);
  nor
              (y[6], a[6], b[6]);
  nor
              (y[7], a[7], b[7]);
  nor
endmodule
```

```
module array_of_nor(y, a, b);
input [0:7] a, b;
output [0:7] y;

nor [0:7] (y, a, b);
endmodule
```





Two alternatives for Continuous Assignment

module bit_or8_gate1(y, a, b);


input output

[7:0] a, b; [7:0] y;

assign endmodule

 $y = a \mid b;$


module bit_or8_gate2(y, a, b); input [7:0] a, b; output [7:0] y; wire [7:0] y = a | b; endmodule






Multiple Instantiations and Assignments

```
module Multiple_Gates(y1, y2, y3, a1, a2, a3, a4);
  input a1, a2, a3, a4;
  output y1, y2, y3;
nand #1 G1(y1, a1, a2, a3), (y2, a2, a3, a4), (y3, a1, a4);
endmodule
module Multiple_Assigns(y1, y2, y3, a1, a2, a3, a4);
  input a1, a2, a3, a4;
  output y1, y2, y3;
  assign #1 y1 = a1 ^ a2, y2 = a2 | a3, y3 = a1 + a2;
endmodule
```




Simulation for a circuit






Waveform Simulation (1/3)

Most EDA tools support waveform simulation



```
module OR_AND_DATA_FLOW(in, out);
input [3:0] in;
output out;
assign out = (in[0] | in[1]) & (in[2] | in[3]);
endmodule
```

The results by using Altera functional simulation




No delay is introduced if only functional simulation is used





Waveform Simulation (2/3)

The results by using Altera functional simulation + timing simulation




No delay is introduced if only functional simulation is used






Waveform Simulation (3/3)


functional simulation for 3 to 8 decoder




functional simulation + timing simulation



Simulation for a circuit



Test Bench



ModelSim Test_Bench Simulation (1/4)

Test_bench

```
module or_and_tb;
reg in1, in2, in3, in4;
wire out;
or_and ok(.in1(in1), .in2(in2),
    .in3(ln3), .in4(in4), .out(out));
initial
begin
    in1=0; in2=0; in3=0; in4=0;
#10 in1=0; in2=0; in3=0; in4=1;
#10 in1=0; in2=0; in3=1; in4=0;
#10 in1=0; in2=0; in3=1; in4=1;
#10 in1=0; in2=1; in3=0; in4=0;
#10 in1=0; in2=1; in3=0; in4=1;
#10 in1=0; in2=1; in3=1; in4=0;
#10 in1=0; in2=1; in3=1; in4=1;
```

non-synthesizable

```
#10 in1 = 1; in2 = 0; in3 = 0; in4 = 0;

#10 in1 = 1; in2 = 0; in3 = 0; in4 = 1;

#10 in1 = 1; in2 = 0; in3 = 1; in4 = 0;

...
end
endmodule
synthesizable
```

Altera does not support this kind of simulation (inputs is activated by commands in the test bench file).


ModelSim is a PC-based tool.

(workstation-like)



ModelSim Test_Bench Simulation (2/4)

Functional simulation only (no delay is introduced)



In ModelSim, Input: test patterns (using comds.) Output: waveform

In Altera, Input: waveform Output: waveform



ModelSim Test_Bench Simulation (3/4)

```
Test_bench
```


```
module decoder 3 8 tb:
reg
reg [2:0] in;
wire [7:0] out;
decoder
   ok(.E(E), .in(in), .out(out));
initial
begin
```

```
#0 E = 0; in = 3'b000;
#10 E = 1; in = 3'b000;
#10 E = 1; in = 3'b001;
#10 E = 1; in = 3'b010;
#10 E = 1; in = 3'b011;
#10 E = 1; in = 3'b100;
#10 E = 1; in = 3'b101;
#10 E = 1; in = 3'b110;
#10 E = 1; in = 3'b111;
end
endmodule
```

Exhaustive test or partial test for functional simulation in test_bench? How about chip test? Exhaustive or partial testing?



ModelSim Test_Bench Simulation (4/4)






Signalscan Simulation in WS (1/4)

```
Test bench
                                          #10 E = 1; in = 3'b101;
module decoder 3 8 tb;
                                           #10 E = 1; in = 3'b110;
                                           #10 E = 1; in = 3'b111;
reg
         E;
reg [2:0] in;
                                           End
wire [7:0] out;
                                           Initial
                                           begin
decoder ok(.E(E), .in(in), .out(out));
                                              $dumpfile("decoder.fsdb");
                                              $dumpvars(0 , decoder_tb);
initial
                                              $shm_open("ok");
                                              $shm probe("AS");
begin
#0 E = 0; in = 3'b000;
                                           end
#10 E = 1; in = 3'b000;
#10 E = 1; in = 3'b001;
#10 E = 1; in = 3'b010;
                                           endmodule
#10 E = 1; in = 3'b011;
#10 E = 1; in = 3'b100;
```

Signalscan Simulation in WS (2/4)





Signalscan Simulation in WS (3/4)

```
module decoder tb;
reg
reg [2:0] in;
reg [3:0] i;
wire [7:0] out;
integer decoder_1;
decoder ok(.E(E), .in(in), .out(out));
        //Open file_decoder
initial
begin
decoder_1 = $fopen("decoder_out.txt");
end
```

```
initial
begin
for(i=0; i<8; i=i+1)
 begin
  #10 E = 1 ; in[2:0] = i[3:0];
  #1 $fdisplay(decoder_1," E = %d
  in[2] = %d in[1] = %d in[0] = %d
  out = \%b'',E,in[2],in[1],in[0],out[7:0]);
  monitor(time, "E = %d in[2] = %d
    in[1] = %d in[0] = %d out = %b", E,
    in[2], in[1], in[0], out[7:0]);
 end
  $dumpfile("sim_decoder.dump");
  $dumpvars(1,decoder_tb);
  $shm_open("sim_decoder");
  $shm_probe("AC");
end
endmodule
```



Signalscan Simulation in WS (4/4)


decoder_out.txt

```
E = 1 \text{ in}[2] = 0 \text{ in}[1] = 0 \text{ in}[0] = 0 \text{ out} = 00000001
E = 1 \text{ in}[2] = 0 \text{ in}[1] = 0 \text{ in}[0] = 1 \text{ out} = 00000010
E = 1 \text{ in}[2] = 0 \text{ in}[1] = 1 \text{ in}[0] = 0 \text{ out} = 00000100
E = 1 \text{ in}[2] = 0 \text{ in}[1] = 1 \text{ in}[0] = 1 \text{ out} = 00001000
E = 1 \text{ in}[2] = 1 \text{ in}[1] = 0 \text{ in}[0] = 0 \text{ out} = 00010000
E = 1 \text{ in}[2] = 1 \text{ in}[1] = 1 \text{ in}[0] = 1 \text{ out} = 01000000
E = 1 \text{ in}[2] = 1 \text{ in}[1] = 1 \text{ in}[0] = 1 \text{ out} = 10000000
```

What should we do after HDL simulation? FPGA synthesis or ASIC synthesis



Synthesis Flow of VLSI design (1/3)



Mask layout rectangles

Verification and analysis

Behavioral or functional simulation

Verification and analysis

Logic verification, Logic simulation

Testing

Verification and analysis

Circuit simulation, Circuit analysis

Verification and analysis

Design-rule checking Circuit extraction

Synthesis Flow of VLSI design (2/3)

Synthesis:

- 1. A transition from a single domain to another
- 2. Add detail to the current state of the design
- 3. Perform fully automatically by some synthesis tool or manually by the designer

Verification tool:


Check whether a synthesis step has left the specification intact

Analysis tool:

Provide data on the quality of the design (speed, area,..)



Synthesis Flow of VLSI design (3/3)



Logic design

Physical synthesis:

Circuit design

- a. Floorplanning & Placement Fix the relative positions of the subblocks
- b. Routing
 Generate the interconnection
 wires between blocks

