

## 2024 Digital IC Design

### Homework 3: matrix multiplier

NAME	黃偉峰																																		
Student ID	E34106010																																		
Simulation Result																																			
Functional simulation	100	Gate-level simulation	100	Clock width	18 ns	Gate-level simulation time	99036 ns																												
<pre># 4:Pattern 1035 is PASS ! # 6:Pattern 1036 is PASS ! # 6:Pattern 1037 is PASS ! # 4:Pattern 1038 is PASS ! # 4:Pattern 1039 is PASS ! # 4:Pattern 1040 is PASS ! # 4:Pattern 1041 is PASS ! # 1:Pattern 1042 is PASS ! # 1:Pattern 1043 is PASS ! # 6:Pattern 1044 is PASS ! # 4:Pattern 1045 is PASS ! # 6:Pattern 1046 is PASS ! # 4:Pattern 1047 is PASS ! # 1:Pattern 1048 is PASS ! # 6:Pattern 1049 is PASS ! # 6:Pattern 1050 is PASS ! # 4:Pattern 1051 is PASS ! # 6:Pattern 1052 is PASS ! # 6:Pattern 1053 is PASS ! # 4:Pattern 1054 is PASS ! # 1:Pattern 1055 is PASS ! # 1:Pattern 1056 is PASS ! # Pattern 3 pass # ----- Simulation FINISH !----- # score = 100/100 # ----- # \(\^o\^)/ CONGRATULATIONS!! The simulation result is PASS!!! # ----- # ** Note: \$stop : C:/Users/kartg/Desktop/IC_v2/DIC_HW3/testfixture.v(351) # Time: 99036 ns Iteration: 0 Instance: /testfixture1</pre>				<pre># 4:Pattern 1035 is PASS ! # 6:Pattern 1036 is PASS ! # 6:Pattern 1037 is PASS ! # 4:Pattern 1038 is PASS ! # 4:Pattern 1039 is PASS ! # 4:Pattern 1040 is PASS ! # 4:Pattern 1041 is PASS ! # 1:Pattern 1042 is PASS ! # 1:Pattern 1043 is PASS ! # 6:Pattern 1044 is PASS ! # 4:Pattern 1045 is PASS ! # 6:Pattern 1046 is PASS ! # 4:Pattern 1047 is PASS ! # 1:Pattern 1048 is PASS ! # 6:Pattern 1049 is PASS ! # 6:Pattern 1050 is PASS ! # 4:Pattern 1051 is PASS ! # 6:Pattern 1052 is PASS ! # 6:Pattern 1053 is PASS ! # 4:Pattern 1054 is PASS ! # 1:Pattern 1055 is PASS ! # 1:Pattern 1056 is PASS ! # Pattern 3 pass # ----- Simulation FINISH !----- # score = 100/100 # ----- # \(\^o\^)/ CONGRATULATIONS!! The simulation result is PASS!!! # ----- # ** Note: \$stop : C:/Users/kartg/Desktop/IC_v2/DIC_HW3/testfixture.v(351) # Time: 99036 ns Iteration: 0 Instance: /testfixture1</pre>																															
Synthesis Result																																			
Total logic elements				399																															
Total memory bit				0																															
Embedded multiplier 9-bit element				1																															
		<table><tr><td>Flow Status</td><td>Successful - Sat May 11 22:01:41 2024</td></tr><tr><td>Quartus Prime Version</td><td>20.1.1 Build 720 11/11/2020 SJ Lite Edition</td></tr><tr><td>Revision Name</td><td>MM</td></tr><tr><td>Top-level Entity Name</td><td>MM</td></tr><tr><td>Family</td><td>Cyclone IV E</td></tr><tr><td>Device</td><td>EP4CE55F23A7</td></tr><tr><td>Timing Models</td><td>Final</td></tr><tr><td>Total logic elements</td><td>399 / 55,856 ( &lt; 1 % )</td></tr><tr><td>Total registers</td><td>294</td></tr><tr><td>Total pins</td><td>36 / 325 ( 11 % )</td></tr><tr><td>Total virtual pins</td><td>0</td></tr><tr><td>Total memory bits</td><td>0 / 2,396,160 ( 0 % )</td></tr><tr><td>Embedded Multiplier 9-bit elements</td><td>1 / 308 ( &lt; 1 % )</td></tr><tr><td>Total PLLs</td><td>0 / 4 ( 0 % )</td></tr></table>						Flow Status	Successful - Sat May 11 22:01:41 2024	Quartus Prime Version	20.1.1 Build 720 11/11/2020 SJ Lite Edition	Revision Name	MM	Top-level Entity Name	MM	Family	Cyclone IV E	Device	EP4CE55F23A7	Timing Models	Final	Total logic elements	399 / 55,856 ( < 1 % )	Total registers	294	Total pins	36 / 325 ( 11 % )	Total virtual pins	0	Total memory bits	0 / 2,396,160 ( 0 % )	Embedded Multiplier 9-bit elements	1 / 308 ( < 1 % )	Total PLLs	0 / 4 ( 0 % )
Flow Status	Successful - Sat May 11 22:01:41 2024																																		
Quartus Prime Version	20.1.1 Build 720 11/11/2020 SJ Lite Edition																																		
Revision Name	MM																																		
Top-level Entity Name	MM																																		
Family	Cyclone IV E																																		
Device	EP4CE55F23A7																																		
Timing Models	Final																																		
Total logic elements	399 / 55,856 ( < 1 % )																																		
Total registers	294																																		
Total pins	36 / 325 ( 11 % )																																		
Total virtual pins	0																																		
Total memory bits	0 / 2,396,160 ( 0 % )																																		
Embedded Multiplier 9-bit elements	1 / 308 ( < 1 % )																																		
Total PLLs	0 / 4 ( 0 % )																																		
Description of your design																																			
透過兩個 counter 紀錄矩陣的 row 跟 column 並將兩個輸入的矩陣記下，先判斷是否可相乘，若否則直接 output，若可則重複使用上述兩個 counter 和一個外加的 counter 來代表正在乘的 row,column,element 並重複使用同個乘法器，最後直接 output 答案出去不再做儲存。																																			

*Scoring = (Total logic elements + total memory bit + 9\*embedded multiplier 9-bit element) × (Total cycle used\*clock width)*