2024 Digital IC Design

Homework 3: matrix multiplier

NAME										
Student ID E34106010										
Simulation Result										
Functional simulation	100		Gate-level simulation	100	Clock width	18 ns	Gate-leve		99036 ns	
4:Pattern						# 4:Pattern 1035 is PASS ! # 6:Pattern 1036 is PASS ! # 6:Pattern 1037 is PASS ! # 4:Pattern 1038 is PASS ! # 4:Pattern 1038 is PASS ! # 4:Pattern 1039 is PASS ! # 4:Pattern 1040 is PASS ! # 4:Pattern 1041 is PASS ! # 4:Pattern 1041 is PASS ! # 1:Pattern 1042 is PASS ! # 1:Pattern 1043 is PASS ! # 6:Pattern 1044 is PASS ! # 6:Pattern 1044 is PASS ! # 6:Pattern 1046 is PASS ! # 6:Pattern 1046 is PASS ! # 6:Pattern 1047 is PASS ! # 6:Pattern 1048 is PASS ! # 6:Pattern 1049 is PASS ! # 6:Pattern 1050 is PASS ! # 6:Pattern 1050 is PASS ! # 6:Pattern 1051 is PASS ! # 6:Pattern 1051 is PASS ! # 6:Pattern 1052 is PASS ! # 6:Pattern 1053 is PASS ! # 6:Pattern 1054 is PASS ! # 6:Pattern 1054 is PASS ! # 6:Pattern 1055 is PASS ! # 6:Pattern 1056 is PASS ! # 6:Pattern 3 pass #				
Total logic elements						399				
Total memory bit						0				
Embedded multiplier 9-bit element						1				
Flow Status Quartus Prime Version Revision Name Note					Successful - Sat May 11 22:01:41 2024 20.1.1 Build 720 11/11/2020 SJ Lite Edition MM MM Syclone IV E EP4CE55F23A7 Final 199 / 55,856 (< 1 %) 194 166 / 325 (11 %) 10 / 2,396,160 (0 %) 17 308 (< 1 %) 10 / 4 (0 %)					
	Description of your design									

透過兩個 counter 紀錄矩陣的 row 跟 column 並將兩個輸入的矩陣記下,先判斷是否可相乘,若否則直接 output,若可則重複使用上述兩個 counter 和一個外加的 counter 來代表正在乘的 row,column,element 並重複使用同個乘法器,最後直接 output 答案出去不再做儲存。

 $Scoring = (Total\ logic\ elements + total\ memory\ bit + 9*embedded\ multiplier\ 9-bit\ element) \times (Total\ cycle\ used*clock\ width)$