

2024 Digital IC Design Homework II

NAME	黃偉峰		
Student ID	E34106010		
Functional Simulation Result			
FIFO Pass	LIFO Pass	CIPU Pass	
Stage 1			
There are total 0 errors in FIFO !!			
Stage 2			
There are total 0 errors in LIFO !!			
Stage 3			
There are total 0 errors in FIFO2 !!			
Description of your design			
FIFO1:直接從 input 接線到 output 並判斷是否為 A~Z 來決定 valid 是否要拉高			
FIFO2/LIFO:使用同一塊 register 陣列透過 thing_in 將資料依序放入，之後根據 thing_num 來決定要 pop 幾次，再透過 pop 出去的數量和 input 進來的數量差值來決定要 dequeue 的次數，設計上類似軟體中的 double-ended queue			