2024 Digital IC Design Homework II

|  |  |  |  |
| --- | --- | --- | --- |
| NAME | 黃偉峰 | | |
| Student ID | E34106010 | | |
| **Functional Simulation Result** | | | |
| **FIFO Pass** | | **LIFO Pass** | **CIPU Pass** |
| **Stage 1** | | | |
|  | | | |
| **Stage 2** | | | |
|  | | | |
| **Stage 3** | | | |
|  | | | |
| **Description of your design** | | | |
| FIFO1:直接從input接線到output並判斷是否為A~Z來決定valid是否要拉高  FIFO2/LIFO:使用同一塊register陣列透過thing\_in將資料依序放入，之後根據thing\_num來決定要pop幾次，再透過pop出去的數量和input進來的數量差值來決定要dequeue的次數，設計上類似軟體中的double-ended queue | | | |