

Control Unit


Slides modified from Digital IC Design by Pei-yin
Chen and Digital System and Designs and
Practices by Ming-bo Lin and



Modern Design (1/3)

Modern design is composed of (1) Datapath and

(2) Controller (control unit or control path)




Modern Design (2/3)

Register-transfer-level block diagram

C: Combinational circuit

S: Sequential circuit




Modern Design (3/3)

How to design the following ——— system??

SP: Stack Pointer

IR: Instruction Register




Summation Problem (1/4)

Question: Calculate $S = x_1 + x_2 + x_3 + x_4 + x_5$ with a ASIC chip

Method 1: Sum up five inputs in the same period by using 4 adders

Five inputs must be ready at the same time. Why and How?



- a. How many input pins and output pins?
 -)?
- b. What is the resolutions (bit width) of x_i ?
- c. How fast is the circuit (critical path)?
- d. What is your design cost?

Summation Problem (2/4)

Calculate
$$S = x_1 + x_2 + x_3 + x_4 + x_5$$

Method_2: Sum up five inputs in the different time units by using only 1 adders

Initial S=0


Time unit $_1$ $S \le S + x_1$

Time unit $_2$ $S \le S + x_2$

Time unit $_3$ $S \le S + x_3$

Time unit $_4$ $S \le S + x_4$ x_i

Time unit $_5$ $S \le S + x_5$



Only one input must be ready at a time. Why?


Cost is lower and critical path is shorter than the Method_1.


But its working rate is slower than Method_1. (5 clock cycles for 1 summation result)

Summation Problem (3/4)

 $/g = x_1 + x_2$

Problem: Calculate $S = x_1 + x_2 + x_3 + x_4 + ... + x_{50}$





clock

If
$$S_1=0$$
, $a_1=x_i$
If $S_1=1$, $a_1=y_i$

If
$$S_2 = 0$$
 $S_3 = 0$, $r = a_2$

If
$$S_2 = 0$$
 $S_3 = 1$, $r = a_1 + a_2$

If
$$S_2=1$$
 $S_3=0$, $r=a_1-a_2$

If
$$S_2=1$$
 $S_3=1$, $r=a_1$

What is the length of clock period (______)?
Critical (longest) path delay

D i 1 1 1

Reciprocal is clock rate

r must be ready before the next positive edge comes

Better HDL style

Separating combinational and sequential circuits

```
Combinational Logic
                                  data
             data1
                          com
             data2
                                                Sequential Logic
              clk
                 module EXAMPLE(data1,data2,clk,q);
                          data1, data2, clk;
                 input
                 output
                          q;
                          data,q;
                 reg
                 always @(data1 or data2)
Combinational
                                                    Blocking Assignment
                   data = com(data1,data2);
    Logic
                 always @(posedge clk)
                                                  Nonblocking Assignment
 Sequential
                                                                          14
   Logic
                 endmodule
```

Design for Summation Problem (1/7)

Method_1


module adder1(x1, x2, x3, x4, x5, out); input x1, x2, x3, x4, x5; output [2:0] out; reg [2:0] out;

always@(x1 or x2 or x3 or x4 or x5)


out=
$$(((x1+x2)+x3)+x4)+x5;$$

endmodule

Calculate $S = x_1 + x_2 + x_3 + x_4 + x_5$



Assume the adder's delay is k ns





Design for Summation Problem (2/7)

Method_2 (shorter delay)

module adder2(x1, x2, x3, x4, x5, out); input x1, x2, x3, x4, x5; output [2:0] out; reg [2:0] out;

always@(x1 or x2 or x3 or x4 or x5) out=((x1+x2)+(x3+x4))+x5; endmodule





Design for Summation Problem (3/7)


Method_3 (Using registered output)

module adder3(x1, x2, x3, x4, x5, clk, out); x1 input x1, x2, x3, x4, x5, clk; output [2:0] out;


reg [2:0] out;

always@(posedge clk)

out = ((x1+x2)+(x3+x4))+x5;




endmodule



Design for Summation Problem (4/7)

Method_4: Using pipelined register


```
module adder4(clk, x1, x2, x3, x4, x5, out); input clk,x1, x2, x3, x4, x5; output [2:0] out; reg [2:0] out, temp1, temp2,temp3; always@(posedge clk) begin temp1<=(x1+x2)+x3; temp2<=x4; temp3<=x5; out<=temp1+temp2+temp3; end endmodule
```




Delay is 2*kns+cns, which is less than Method_1 (4kns), Method_2 (3kns) and Method_3 (3kns+cns)

So, this method can achieve the best (fastest) clock rate because its critical path is shortest. However, the correct out is generated after two clock cycles not just one (also named as datapath pipelining)

Design for Summation Problem (5/7)





faster clock rate

Critical path is about 2.5 kns, why?


A correct output is generated after two clock cycles

Event	1	2	3	4	5	6
Completed						
time	5k	7.5k	10k	12.5k	15k	17.5k


Two events are parallel processed in the unit.

Faster clock rate but higher cost (3 extra regs)

Design for Summation Problem (6/7)



Design for Summation Problem (7/7)




Critical path is about 2.5 kns

Critical path is about 3.5 kns

Which one is better? Balance is important

Optimization for RTL Design



Optimization for control unit:


- As suggestion by most textbooks of "Logic System Design"
- 2. Write HDL descriptions with good styles, and then optimized by EDA tools

Optimization for datapath:

- 1. Resource optimization
- 2. Time optimization

Optimization for Control Unit

Traditional Optimization Flow for Control Unit => Use Finite State Machine to design Control unit




Finite State Machine (1/4)

Moore machine: $S \rightarrow O$ (output is dependent only on current state)

Mealy machine: $S \times I \rightarrow O$ (output is dependent on input and state)

State diagram for a Mealy machine


Four states: S₀, S₁, S₂, S₃




Next-state and output tables (I=input)

Present	Next	State	Output	
State	I=0	I=1	I=0	I=1
S ₀	S ₀	S ₁	0	1
S ₁	S ₁	S ₂	1	0
S ₂	S ₂	S ₀	0	1
S ₃	S ₃	S ₁	0	1

Finite State Machine (2/4)




Moore Machine (state-based machine)



Mealy Machine (input-based machine)

Finite State Machine (3/4)

- For best legibility, describe FSM using two or three always@ statements
 - (1) current state or state register (sequential circuit)
 - (2) next state logic (combinational circuit)
 - (3) output logic (combinational circuit)
 - Two combinational logic can be merged
- Use parameter to describe the state name



Review: State Encoding


- Common FSM encoding options:
 - One-hot code
 - Binary code
 - Gray code
 - Random code

State	Binary	Gray	One hot
A	00	00	1000
В	01	01	0100
C	10	11	0010
D	11	10	0001

Finite State Machine (4/4)

```
always @(Control or Currentstate)
      module FSM(Clock, Reset, Control, Y)
                                                          begin
      input Clock, Reset, Control;
                                                            NextState = ST0;
      output [2:0] Y;
                                                            case (CurrentState)
                                             Next state
                                                               ST0: NextState = ST1;
                                               logic
      reg [1:0] CurrentState, Nextstate;
                                                               ST1: if (Control)
                                             (Comb.C.)
      reg [2:0] Y;
                                                                     NextState = ST2;
                                                                     else
      parameter [1:0] ST0 = 2'b00,
                                                                     NextState = ST3;
                     ST1 = 2'b01,
                                                               ST2: NextState = ST3:
                      ST2 = 2'b10,
                                                               ST3: NextState = ST0;
  State name
                      ST3 = 2'b11;
 (parameter)
                                                             endcase end
                                                        always @(CurrentState)
      always @(posedge Clock or posedge Reset)
                                                          begin
        if (Reset)
                                                            case(CurrentState)
 State
                                              Output
          CurrentState <= ST0;</p>
                                                               ST0: Y = 1; ST1: Y = 2;
register
                                               logic
        else
(Seq.C.)
                                                               ST2: Y = 3; ST3: Y = 4;
                                            (Comb.C.)
           CurrentState <= NextState;</pre>
                                                            endcase
                                                                                       29
                                                                 endmodule
                                                          end
```


Moore Machine (1/8)



 $S \rightarrow O$ S:state O:output

Next-state and output tables (I=input)

Presen	Next	State	Output		
t State	I=0	I=1	I=0 or 1		
S ₀	S ₀	S ₂	0		
S ₁	S ₀	S ₂	1		
S ₂	S ₂	S ₃	1		
S_3	S_3	S ₁	0		




Moore Machine (2/8)

original state table

211911111111111111111111111111111111111							
Present	Next	State	Output				
State	I=0	I=1	I=0	I=1			
S ₀	S ₀	S ₂	0	0			
S ₁	S ₀	S ₂	1	1			
S ₂	S ₂	S ₃	1	1			
S ₃	S ₃	S ₁	0	0			

Assume that we use JK flip-flops for storage 4 states ⇒ need 2 flip-flops (named M and N)



characteristic table


J	K	Q(t+1)
0	0	Q(t)
0	1	0
1	0	1
1	1	Q'(t)

excitation table

Q(t)	Q(t+1)	J	K
0	0	0	X
0	1	1	X
1	0	Χ	1
1	1	X	0


	Preser	nt State	Next	State	M(JK)	N(JK)	Output
	M(t)	N(t)	M(t+1)	N(t+1)	MJ	MK	NJ	NK	
0	0	0	0	0	0	X	0	X	0
1	0	0	1	0	1	X	0	X	0
0	0	1	0	0	0	X	X	1	1
1	0	1	1	0	1	X	X	1	1
0	1	0	1	0	X	0	0	X	1
1	1	0	1	1	X	0	1	X	1
0	1	1	1	1	X	0	X	0	31 ⁰
1	1	1	0	1	X	1	X	0	0


Moore Machine (3/8)



Moore Machine (4/8)


Synthesis Result





Implement the circuit with structural HDL, See circuit in the previous slide

Moore Machine (5/8)



The better way is to write behavioral HDL directly and let the EDA tool do the whole optimization job (including Karnaugh Map and logic minimization)

Moore Machine-Bad Example (6/8)

Both State and Out_Data are implemented with flip-flops

```
S2: begin
module moore bad(Clk,
                             S0: begin
                                                                 Out Data = 1:
Reset, In_Data, Out_Data);
                                                                  if(In Data == 1)
                                     Out Data = 0;
input Clk, Reset, In Data;
                                                                    State = S3;
                                     if(In Data == 1)
output [1:0] Out_Data;
                                          State = S2;
                                                                  else
reg [1:0] Out_Data;
                                                                    State = S2;
                                     else
reg [1:0] State;
                                          State = S0;
                                                               end
parameter S0=2'b00,
                                                            S3: begin
                                 end
S1=2'b01, S2=2'b11,
                                                                Out Data = 0;
                            S1: begin
S3=2'b10;
                                                                 if(In Data == 1)
                                  Out Data = 1;
always @(posedge Clk)
                                  if(In Data == 1)
                                                                    State = S1;
begin
                                     State = S2:
                                                                else
 if(Reset)
                                                                    State = S3;
                                  else
   State=S0:
                                     State = S0;
                                                                end
 else begin
                                                            endcase
                                end
   case(State)
                                                            end
                                                            end
```

Note: This is a bad-style HDL

endmodule

Moore Machine-Good Example (7/8)

```
module moore_good(Clk,
Reset, In_Data, Out_Data);
input Clk, Reset, In_Data;
output [1:0] Out_Data;
reg [1:0] Out_Data;
reg [1:0] State, NextState;
parameter S0=2'b00, S1=2'b01,
S2=2'b10, S3=2'b11;
always @(posedge Clk or
```

```
always @(posedge Clk or
posedge Reset)
begin
if(Reset)
State <= S0;
else
State <= NextState;
end
State register (flip-flops)
```

```
always @(In Data or State)
begin
 case(State)
  S0: begin
       if(In Data == 1)
          NextState = S2:
       else
          NextState = S0:
      end
  S1:begin
       if(In Data == 1)
          NextState = S2:
       else
          NextState = S0:
      end
  S2: begin
        if(In Data == 1)
          NextState = S3;
        else
          NextState = S2:
      end
```

```
S3: begin

if(In_Data == 1)

NextState = S1;
else


NextState = S3;
end
endcase
end
Next state logic
```

```
always @(State)
begin
case(State)
S0:Out_Data = 0;
S1:Out_Data = 1;
S2:Out_Data = 1;
S3:Out_Data = 0;
endcase
end
endmodule
Output logic
```

36

Note: This is a good-style HDL (only "State" is implemented with flip-flops)


Moore Machine-Good Example (8/8)



Mealy Machine (1/2)

State diagram

Four states: S_0 , S_1 , S_2 , S_3




Next-state and output tables (I=input)

Present	Next State		Output	
State	I=0	I=1	I=0	I=1
S ₀	S ₀	S ₁	0	1
S ₁	S ₁	S_2	1	0
S_2	S ₂	S ₀	0	1
S ₃	S ₃	S ₁	0	1


Mealy Machine (2/2)

Remember to write your mealy machine by using the good-style HDL



Control-Unit Implementation Styles (1/3)

Hardwired Control




40

Control-Unit Implementation Styles (2/3)


Hardwired Control

Control unit with state-register and decoder



41


Control-Unit Implementation Styles (3/3)



Example


- Design a traffic light controller which has the following behavior
 - Two input signals (Clock, Reset) are for clock in and reset signal.
 - Three output signals (Red, Yellow, Green) enable each of red light, yellow light and green light.
 - The time with each traffic light is 5 seconds for red light, 3 seconds for green light and 1 second for yellow light.
 - The sequence of traffic light is in specific order (red, yellow, green and repeat).

Traffic Light Controller (1/7)



Input/Output

Recount Counter16/Red Green Yellow



R_time: 4+1=5 cycles G_time: 2+1=3 cycles Y_time: 0+1=1 cycles

Traffic Light Controller (2/7)

```
module traffic(Clock,Reset,Red,Green,Yellow); input Clock,Reset; output Red,Green,Yellow; wire Recount_conter; wire [3:0] Counter_Number;
```

Traffic_Control (.Clock(Clock),.Reset(Reset),
.Recount_Counter16(Recount_conter),.Red(Re
d), .Green(Green),.Yellow(Yellow));

Datapath

(.Clock(Clock), .Reset(Reset), .RGY({Red,Gree n,Yellow}), .Recount(Recount_conter)); endmodule

```
module Datapath(Clock, Reset, RGY,
Recount);
input Clock, Reset; input [2:0] RGY;
output Recount; wire [3:0] Counter Number;
Compare A1
(.current times(Counter Number),
 .RGY(RGY), .Recount conter16(Recount)
);
Counter16 A2 (.Clock(Clock),.Reset(Reset),
 .Recount Counter16(Recount), .Count O
ut(Counter Number));
endmodule
```

Traffic Light Controller (3/7)

```
module Counter16(Clock,Reset,Recount_Counter16,
                  Count_Out);
input Clock,Reset,Recount_Counter16;
output [3:0] Count Out;
reg [3:0] Count Out;
always@(posedge Clock)
begin
  if(Reset)
    Count_Out=0;
  else
    begin
      if(Recount_Counter16)
        Count_Out=0;
       else
        Count Out=Count Out+1;
    end
end
endmodule
```

Traffic Light Controller (4/7)

```
module compare(current_times,
                                           3'b001:begin
RGY, Recount conter16);
                                                   if(current_times ==Y_times)
input [2:0] RGY;
                                                     Recount conter16=1:
input [3:0] current_times;
                                                   else
output Recount_conter16;
                                                     Recount conter16=0;
reg Recount_conter16;
                                                   end
parameter R_times=4, G_times=2,
                                          3'b010:begin
Y times=0;
                                                   if(current_times ==G_times)
                                                     Recount conter16=1;
always @(RGY)
                                                   else
begin
                                                     Recount conter16=0;
 case(RGY)
                                             end
  3'b100:begin
                                             default: Recount_conter16=1;
        if(current_times ==R_times)
                                           endcase
          Recount_conter16=1;
                                          end
                                          endmodule
        else
          Recount_conter16=0;
        end
```

Traffic Light Controller (5/7)

```
always@(currentstate)
                                                  begin
module Traffic Control(Clock, Reset,
                                                     case(currentstate)
   Recount Counter16, Red, Green, Yellow);
                                                       Red Light:begin
input Clock, Reset, Recount Counter 16;
                                                           if(Recount Counter16)
output Red, Green, Yellow;
                                                               nextstate=Green Light;
reg Red, Green, Yellow;
                                                           else
reg [1:0] currentstate.nextstate:
                                                              nextstate=Red Light; end
                                                       Green Light:begin
parameter [1:0] Red Light=0, Green Light=1,
                                                           if(Recount Counter16)
                Yellow Light=2;
                                                              nextstate=Yellow Light:
                                                           else
always@(posedge Clock)
                                                              nextstate=Green Light; end
begin
                                                       Yellow Light:begin
   if(Reset)
                                                           if(Recount Counter16)
    currentstate = Red Light;
                                                               nextstate=Red Light;
   else
                                                           else
    currentstate = nextstate;
                                                               nextstate=Yellow Light; end
end
                                                        default: nextstate=Red Light;
                                                     endcase
     State Register (Seq. C.)
                                                 end
                                                      Next State Logic (Comb. C.)
```

Traffic Light Controller (6/7)


```
always @(currentstate)
begin
                              default:begin
 case(currentstate)
                                       Red=1'b0;
  Red_Light:begin
                                       Green=1'b0;
        Red=1'b1;
                                       Yellow=1'b0;
        Green=1'b0;
                                end
        Yellow=1'b0;
                              endcase
                              end
  end
                              endmodule
  Green Light:begin
        Red=1'b0;
        Green=1'b1;
                        Output Logic (Comb. C.)
        Yellow=1'b0;
  end
  Yellow_Light:begin
        Red=1'b0;
        Green=1'b0;
        Yellow=1'b1;
  end
```

Traffic Light Controller (7/7)

R_time: 4+1=5 cycles

G_time: 2+1=3 cycles

Y_time: 0+1=1 cycles



Input/Output Recount Counter16/Red Green Yellow

