
# IC Design Flow and RTL Coding

Slides modified from Prof. Pei-yin Chen's slides for Digital IC Design

## IC Design flow



b. FPGA or PLD Programmable logic:

Xilinx, Altera, Actel-cells

#### Full (Fully) Custom Design:


- a. For analog circuits and digital circuits requiring custom optimization
- b. Gates, transistors and layout are designed and optimized by the engineer


#### Semi Custom Design:

- a. For larger digital circuits
- b. Real gates, transistors and layout are synthesized and optimized by related software tools
- c. Realization with hardware description language (HDL) such as VHDL and Verilog


#### **Full Custom Design**

- Digital circuits requiring custom optimization (smaller system)
- Analog circuits
- When no CPLD or FPGA solutions available
- Cons: Long design cycle (transistors and wires)





#### **Semi Custom Design**



less flexible, long design cycle, larger-scale production to reduce price

#### Standard Cells

#### Standard Cell

- Cells are characterized and stored in library
- Need update when technology advance
- Need technology mapping before layout for each design

#### Macro Cells


- Need parametrized capability in terms of speed and layout
- Examples : FARADAY Memory Compiler

User Interface: memaker


Single port RAM, Dual port RAM, ROM

Data sheet, Verilog simulation module, netlist simulation timing

#### Synthesis Flow of Semi Custom design (1/2)




#### Synthesis Flow of Semi Custom design (2/2)



## **Logic Synthesis**

Synthesis = Translation + Optimization + Mapping




**HDL Source** 

Translate into Boolean Representation

Optimize + Map for target technology

- Synthesis is constraint-driven
  - You set the goals. Design Compiler optimizes design toward goals.




## Design Methodology

#### Top-down


 Define the toplevel block and identify the subblocks



- Identify the building blocks first and combine the blocks to bigger blocks
- A combination of top-down and bottom-up flows is typically used.




Top-down design Methodology



Bottom-up design Methodology

#### Design Hierarchy of 4-bit Ripple Carry Counter



## **Verilog Features**


- Hardware description language allows you to describe circuit
- Procedural constructs for conditional, if-else, case and looping operations
- Arithmetic, logical, bit-wise, and reduction operations for expression
- Timing control

#### **Basics of Verilog Language:**

- Verilog Module Identifier Keyword
- Four Value Logic Data Types Numbers
- Port Mapping Operator Comments

## **Verilog Module (1/2)**

Module is the basic building block
An element, or a collection of lower-level blocks



**Test Bench** 

## Verilog Module

Module is the basic building block
An element, or a collection of lower-level blocks

```
module module_name (port_name);
```

- (1) port declaration
- (2) data type declaration
- (3) module functionality or structure

endmodule

```
c_out_bar → → c_out
```

```
module Add_half(sum, c_out, a, b);

(1) input a, b;
output sum, c_out;

(2) wire c_out_bar;

(3) nand (c_out_bar, a, b);
not (c_out, c_out_bar);
endmodule
```


## **Three Different Circuit Descriptions**

#### Verilog allows three kinds of descriptions for circuits:

- (1) Structural description
- (2) Data flow description
- (3) Behavioral description

#### Structural description:

- module OR\_AND\_STRUCTURAL(IN,OUT);
- 2. input [3:0] IN;
- 3. output OUT;
- 4. wire [1:0] TEMP;
- or u1(TEMP[0], IN[0], IN[1]);
- or u2(TEMP[1], IN[2], IN[3]);
- 7. and (OUT, TEMP[0], TEMP[1]);
- 8. endmodule






## **Data Flow Description**

#### Data flow description

- module OR\_AND\_DATA\_FLOW(IN, OUT);
- 2. input [3:0] IN;
- 3. output OUT;

## Synthesized and optimized by tools

4. assign OUT = (IN[0] | IN[1]) & (IN[2] | IN[3]);



endmodule

**NOTE:** 

What is the difference between <u>C</u> and <u>Verilog</u>?

C: only one iteration (once) is implemented for assignment

*Verilog*: hard-wired circuit for assignment

## Behavioral (RTL) Description (1/2)

#### Behavioral description #1

1. module OR\_AND\_BEHAVIORAL(IN, OUT);


```
2. input [3:0] IN;
```

- 3. output OUT;
- 4. reg OUT;
- 5. always @(IN)
- 6. begin
- 7. OUT = (IN[0] | IN[1]) & (IN[2] | IN[3]);
- 8. end
- 9. endmodule

Activate OUT while any voltage transition (0→1 or 1→0) happens at signal IN

OUT

## Behavioral (RTL) Description (2/2)



#### Truth Table

IN[0]	IN[1]	IN[2]	IN[3]	OUT
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0 0 0
0	0	1	1	0
0 0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

#### Behavioral description #2

```
module or_and(IN, OUT);
input [3:0] IN; output OUT; reg OUT; (Note)
always @(IN)
 begin
    case(IN)
     4'b0000: OUT = 0; 4'b0001: OUT = 0;
     4'b0010: OUT = 0; 4'b0011: OUT = 0;
     4'b0100: OUT = 0; 4'b0101: OUT = 1;
     4'b0110: OUT = 1; 4'b0111: OUT = 1;
     4'b1000: OUT = 0; 4'b1001: OUT = 1;
     4'b1010: OUT = 1; 4'b1011: OUT = 1;
     4'b1100: OUT = 0; 4'b1101: OUT = 1;
     4'b1110: OUT = 1; default: OUT = 1;
    endcase
                        Synthesized and
 end
                        optimized by tools
endmodule
```

#### Instantiation and Instances

- Instantiation: the process of creating objects from a module
  - The objects are call instances
- No nesting is allowed

```
module ripple_carry_counter(q, clk, reset);

output [3:0] q;
input clk, reset;

//4 instances of the module TFF are created.

T_FF tff0(q[0],clk, reset);

T_FF tff1(q[1],q[0], reset);

T_FF tff2(q[2],q[1], reset);

T_FF tff3(q[3],q[2], reset);

endmodule

Create four

T_FF
instances
```

```
module TFF(q, clk, reset);
output q;
input clk, reset;
wire d;

D_FF dff0(q, d, clk, reset);
not n (d, q); //
endm dule

Create
D_FF
instances

48
```

## Structural Description for Cell-Based Implementation

Structural description (cell-based):


```
input [3:0] IN;
output OUT;
wire [1:0] TEMP;

Cell library from:
IBM, TSMC, UMC,...
orf203 u2(TEMP[1], IN[2], IN[3]);
andf201 (OUT, TEMP[0], TEMP[1]);
```

This kind of design is not portable. Why? Bad design method!

endmodule

#### Difference Between C and Verilog



In Verilog, the output is generated using hardware. As long as inputs change, the output changes


## Identifier vs. Keyword

- Identifiers are names given to Verilog objects
- Names of modules, ports and instances are all identifiers
- First character must use a letter, and other character can use letter, number or "\_"
- Upper case and lower case letters are different
  - Example: m\_y\_identifier \_myidentifier\$


- Predefined identifiers to define the language constructs
- All keywords are defined in lower case
- Cannot be used as identifiers

Examples: module, initial, assign, always, endmodule, ...


## Four Value Logic




0: logic 0 / false



X: unknown logic value



1: logic 1 / true



Z: high-impedance

Number format: <size>'<radix> <value>

No of bits

Binary  $\rightarrow$  b or B

Octal  $\rightarrow$  o or O

Decimal  $\rightarrow$  d or D

Hexadecimal  $\rightarrow$  h or H

Consecutive chars 0-f, x, z

8'h ax = 1010xxxx

 $12'o\ 3zx7 = 011zzzxxx111$ 

## Timescale in Verilog

The 'timescale declares the time unit and its precision.

```
'timescale <time_unit> / <time_precision>
```

ex: 'timescale 10 ns / 1 ns

delay= 20 ns

```
not #2 u1(cbar, c); Delay=20 ns
```

or #2.54 u2(TEMP[1], IN[2], IN[3]); Delay=25 ns

and # 3.55 (OUT, TEMP[0], TEMP[1]); **Delay=36 ns** 

## **Data Types**

- Nets
  - physical connection between devices
- Registers
  - abstract storage devices
- Parameters
  - run-time constants
- The positions of three data types define whether they are global to a module or local to a particular always statement
- By default, net and register are one-bit wide (a scalar)


not multi-bit wide (a vector)

#### **Nets**

Connects between structural elements

```
<nettype> <range>? <delay_spec>? <<net_name> <,net_name> *>
```

- Must be continuously driven by
  - Continuous assignment
  - Module or gate instantiation
- Default initial value for a wire is "Z"



Net Types	Functionality	
wire, tri	for standard interconnection wires (default)	
wor, trior	for multiple drivers that are Wire-ORed	
wand, triand	for multiple drivers that are Wire-ANDed	
trireg	for nets with capacitive storage	
tri1	for nets which pull up when not driven	
tri0	for nets which pull down when not driven	
supply1	for power rails	
supply0	for ground rails	

Note: Some of those net types are un-synthesizable (不能電路合成的)

## Nets (1/2)

wire, wand, wor, tri, supply0, supply1

```
wire k; // single-bit wire
wire [0:31] w1, w2; // Two 32-bit wires
 wire w1;
  assign w1=a;
                                                      (error)
  assign w1=b; (error)
Method 1:
 wand x;
                                                        (ok)
                                                 X
 assign x=j; assign x=i;
Method 2:
 wor y;
                                                         (ok)
  assign y=o; assign y=p;
```


## Nets (2/2)

tri: all variables that drive the tri must have a value of Z except one (ensured by the designer).

```
module tri-test(out, condition)
input [1:0] condition; output out;
reg a, b, c;
tri out;
 always@(condition)
 begin
   a=1'bz; b=1'bz; c=1'bz;
                                 supply0 ⇒ wires tied to logic 0 (ground)
   case (condition)
                                 supply1 → wires tied to logic 1 (power)
    2'b00: a=1'b1;
    2'b01: b=1'b0;
    2'b10: c=1'b1;
   endcase
 end
assign out=a; assign out=b; assign out=c;
endmodule
```

## Registers

- Represent abstract data storage elements
- Hold its value until a new value is assigned to it
- Registers are used extensively in behavioral modeling
- Default initial value for a register is "X"



## **Types Of Registers**

#### Register declaration

<register\_type> <range>? <<register\_name> <,register\_name>\*>

Register Types	Functionality
reg	Unsigned integer variable of varying bit width
integer	Signed integer variable, 32-bit wide. Arithmetic operations producing 2's complement results.
real	Signed floating-point variable, double precision
time	Unsigned integer variable, 64-bit wide


reg a; // a scalar register
reg [3:0] b,c;// two 4-bit vector registers
reg [7:0] byte\_reg; // a 8-bit registers
reg [7:0] memory\_block [255:0];

memory-block is an array of 256 registers, each of which is 8 bits width. You can access individual register, but you cannot access individual bits of register directly.


```
byte_reg=memory_block [120];
bit=byte_reg [7]; // wire bit;
```

#### **Numbers**

- Numbers are integer or real constants. Integer constants are
   written as <size>'<base format><number>
- Real number can be represented in decimal or scientific format.
- A number may be sized or unsized
- The base format indicates the type of number
  - Decimal (d or D)
  - Hex (h or H)
  - Octal (o or O)
  - Binary (b or B)




## Half Adder (1/4)



#### Structural description

```
module Add_half(sum, c_out, a, b);
  input         a, b;
  output         sum, c_out;
  wire         c_out_bar;

xor         (sum, a, b);
  nand         (c_out_bar, a, b);
  not          (c_out_bar, a, b);
  endmodule
```



## Half Adder (2/4)


#### **Data flow description**

```
module Add_half(sum, c_out, a, b);
input a, b;
output sum, c_out;

assign {c_out, sum} = a + b;
endmodule

Synthesized and
```

assign: continuous assignment



## Half Adder (3/4)

#### **Behavioral description #1**

```
module Add half(sum, c out, a, b);
        a, b;
  input
  output sum, c out;
  reg sum, c out;
  always @ (a or b)
   begin
    sum = a \wedge b;
    c_out = a & b;_
                                                 sum
   end
endmodule
                                     c_out_bar
```

## Half Adder (4/4)

#### **Behavioral description #2**

```
module Add_half(sum, c_out, a, b);
input a, b;
                                          2'b10:begin
output sum, c_out;
                                             sum = 1; cout = 0;
reg sum, c_out;
                                             end
always @(a or b)
                                          default:begin
begin
                                             sum = 0; c_out = 1;
  case({a,b})
                                             end
    2'b00:begin
                                                        a\b
                                          endcase
       sum = 0;c out = 0;
                                     end
                                                                    sum
       end
                                     endmodule
    2'b01:begin
                                                        a\b
                                                             0
       sum = 1; c_out = 0;
                                                                 0 c_out
       end
```

#### **Parameter**

Parameter declaration

```
parameter<range>?<list_of_assignments>
```

 You can use a parameter anywhere that you can use a literal.

```
ex: module mod(ina, inb,out);
......

parameter m1=8;
.... w1 can be set as a (n+1)-bit wire if
wire [m1:0] w1; we change m1 to n
..... (i.e., m1=10 \rightleftharpoons w1 becomes a 11-bit wire endmodule

m1=4 \rightleftharpoons w1 becomes a 5-bit wire)
```

## **Parameterized Design**

```
module PARAM(A, B, C); input [7:0] A, B; parameter width = 8; input [7:0] C; input [width - 1:0] a, b; output [7:0] C; or o1(f,A,B); test [width - 1:0] c; assign c = a & b; endmodule
```

Override the value of width when the test module is instantiated Save the file as PARAM.v and compile (synthesis) it

the width value become 4

# Expressions

Example

- An expression comprises of operators and operands, see Example, and are covered separately in the following two sections.
- Operands: Four data objects

# expression W <= X - Y + Zoperators operands

#### **Verilog Operands**

Identifiers (mentioned before)

Literals

string (bit & character) 4'b 1101

numeric (integer, real<sup>+</sup>) 34

**Function Call** 

**Index & Slice Names** 

#### Identifier and Literal Operands

```
module LITERALS(A1, A2, B1, B2, Y1, Y2);
         input
                 A1, A2, B1, B2;
2.
         output [7:0] Y1; output [5:0] Y2;
         parameter CST = 4'b 1010, TF=25;
         reg [7:0] Y1; reg [5:0] Y2;
    always @(A1 or A2 or B1 or B2)
6.
    begin
7.
                            Identifier
         if (A1 == 1)
8.
            Y1 = \{CST, 4'b 0000\};
         else if (A2 == 1)
10.
            Y1 = \{CST, 4'b 0101\};
11.
                                          Bit string literals
         else
12.
            Y1 = \{CST, 4'b 1111\};
13.
         if (B1 == 0) Y2 = 10;
14.
         else if (B2 == 1) Y2 = 15;
15.
         else Y2 = TF + 10 + 15;
16.
     end
                                        Numeric (integer) literal
17.
                          Identifier
    endmodule
18.
```

#### **Function Call Operands**

 Function calls, which must reside in an expression, are operands. The single value returned from a function is the operand value used in the expression.


```
module FUNCTION CALLS (A1, A2, A3, A4, B1, B2, B3, B4, Y1, Y2);
                 A1, A2, A3, A4, B1, B2, B3, B4; output [2:0] Y1, Y2;
2.
        reg [2:0] Y1, Y2;
3.
                                             function [2:0] Fn1;
                                                input F1, F2, F3;
     function [2:0] Fn1;
4.
                                                begin
        input F1, F2, F3;
5.
                                                  Fn1 = F1+F2+F3;
        begin
6.
                                                end
            Fn1 = F1+F2+F3:
7.
                                               endfunction
        end
8.
     endfunction
9.
      always @(A1 or A2 or A3 or A4 or B1 or B2 or B3 or B4)
10
        begin
11.
        Y1 = Fn1(A1, A2, A3) + A4;
12.
        Y2 = Fn1(B1, B2, B3)-B4;
13.
        end
14.
                                   Function call operand
    endmodule
15.
```

## Index and Slice Name Operands (1/2)

 Index operand specifies a single element of an array and slice operand specifies a sequence of elements within an array

```
module INDEX SLICE NAME (A, B, Y);
        input [5:0] A, B;
2.
        output [11:0]Y;
        parameter C = 3'b111;
        reg [11:0]
    always @(A or B)
    begin
7.
        Y[2:0] = A[2:0];
       Y[3] = A[3] | B[3];
       Y[5:4] = {A[5] | B[5], A[4] \& B[4]};
10.
       Y[8:6] = B[2:0];
11.
        Y[11:9] = C;
12.
    end
13.
   endmodule
```

## Index and Slice Name Operands (2/2)



# Operators (1/2)

 Operators perform an operation on one or more operands within an expression. An expression combines operands with appropriate operators to produce the desired function expression.

Name	Operator
bit-select or part-select	[]
parenthesis	()
Arithmetic Operators	
multiplication	*
division	/
addition	+
subtraction	-
modulus	%
Sign Operators	
identity	+
negation	-

It is not recommended to use the following three operators:

\*/ : (not synthesizable)% : (not synthesizable)

# Operators (2/2)

Name	Operator
Relational Operators	
less than	<
less than or equal to	<=
greater than	>
greater than or equal to	>=
<b>Equality Operators</b>	
logic equality	==
logic inequality	!=
case equality	===
case inequality	!==
Logical Comparison Operators	
NOT	!
AND	&&
OR	
Logical Bit-Wise Operators	
unary negation NOT	~
binary AND	&
binary OR	[
binary XOR	۸
binary XNOR	^~ or ~^

Name	Operator
Shift Operators	
logical shift left	<<
logical shift right	>>
Concatenation &	
Replication Operators	4.5
concatenation	{}
replication	{{ }}
Reduction Operators	
AND	&
OR	
NAND	~&
NOR	~
XOR	۸
XNOR	^~ or ~^
Conditional Operator	
conditional	?:

#### Relational Operators

```
module RELATIONAL_OPERATORS(A, B, Y);
1.
        input [2:0]
                         A;
2.
        input [2:0]
                         B;
3.
                                                    Relational operators:
        output [3:0]
        reg [3:0] Y;
5.
     always @(A or B)
6.
     begin
7.
      Y[0] = A > B;
     Y[1] = A >= B;
9.
     Y[2] = A < B;
10.
     if (A \le B)
11.
       Y[3] = 1;
12.
        else
13.
          Y[3] = 0;
14.
```

end

endmodule

15.

16.

A[2:0]	1	2	3	4	5	6	7	3	0
B[2:0]	3	5	6	7	2	1	0	3	6
Y[3]	1	1	1	1	0	0	0	1	1
Y[2]	1	1	1	1	0	0	0	0	1
Y[1]	0	0	0	0	1	1	1	1	0
Y[0]	0	0	0	0	1	1	1	0	0

## **Equality & Inequality Operators**

```
module EQUALITY_OPERATORS(A, B, Y);
1.
        input [2:0]
                    A;
2.
        input [2:0] B;
        output [4:0] Y;
        reg [4:0] Y;
5.
     always @(A or B)
6.
     begin
7.
       Y[0] = A != B;
     Y[1] = A == B;
     if (A == B)
10.
           Y[4:2] = A;
11.
        else
12.
           Y[4:2] = B;
13.
    end
14.
    endmodule
15.
```

Equality operators:

(4) !== 
$$(++)$$
 non-syn.

When comparison is true, the result is 1 When comparison is false, the result is 0

A[2:0]	0	7	4	1	0
B[2:0]	3	7	3	4	5
Y[0]	1	0	1	1	1
Y[1]	0	1	0	0	0
Y[4:2]	3	7	3	4	5

#### Logical Bit-Wise Operators

```
module BITWISE(A, B, Y1, Y2, Y3, Y4, Y5);

input [3:0] A;
input [3:0] B;
output [3:0] Y1, Y2, Y3, Y4, Y5;

reg [3:0] Y1, Y2, Y3, Y4, Y5;

always @(A or B)

begin

V4 = A : 0.110 A[3:0] 0000 0001 0010 0110
```

begin		A FO . O.1	000	0004	0040	0.440
Y1 = ~A;	0110	A[3:0]	000	0001	00 <mark>1</mark> 0	01 <mark>1</mark> 0
Y2 = A & B;	& 0011	B[3:0]	000	0000	00 <mark>0</mark> 1	00 <mark>1</mark> 1
Y3 = A   B ;	0010	Y1[3:0]	1111	1110	11 <mark>0</mark> 1	10 <mark>0</mark> 1
$Y4 = A^B;$		Y2[3:0]	000	0000	00 <mark>0</mark> 0	00 <mark>1</mark> 0
$Y5 = A^ = B;$	0110	Y3[3:0]	000	0001	00 <mark>1</mark> 1	01 <mark>1</mark> 1
end	0011	Y4[3:0]	000	0001	00 <mark>1</mark> 1	01 <mark>0</mark> 1
endmodule	0111	Y5[3:0]	1111	1110	11 <mark>0</mark> 0	10 <mark>1</mark> 0

#### Concatenation & Replication Operators

```
module CONCATENATION (A, B, Y);
1.
        input [2:0]
                        A;
2.
                                               Concatenation {}
        input [2:0] B;
3.
                                                Replication
                                                              {{}}
        output [14:0] Y;
4.
        reg [14:0]
                        Y;
5.
                                       A[2:0]
                                                000
                                                      001
                                                             010
                                                                   011
                                       B[2:0]
                                                      010
                                                000
                                                             100
                                                                   110
        parameter
                        C=3'b011;
6.
                                        Y[14:0]
                                                000
                                                      010
                                                                   110
                                                             100
      always @(A)
                                                      001
                                                             010
                                                                   011
                                                000
7.
      begin
                                                011
                                                      011
                                                             <u>011</u>
                                                                   011
8.
       Y = \{ B, A, \{ 2 \{ C \} \}, 3'b 001 \};
                                                                   011
                                                <u>011</u>
                                                      011
                                                             011
9.
                                                001
                                                      001
                                                             001
                                                                   001
     end
10.
     endmodule 3+3+2*3+3=15
11.
```

#### **Reduction Operators**

```
module REDUCTION (A, Y);
    input [3:0] A;
    output [5:0]
                 Y;
    reg [5:0] Y;
always @(A)
begin
 Y[0] = & A;
 Y[1] = |A|
Y[2] = -& A;
Y[3] = \sim |A;
 Y[4] = ^A; // XOR, 奇同位
 Y[5] = ~ A; //XNOR,偶同位
end
endmodule
```

Reduction operators:

(1)& (2)|

 $(3)\sim \& (4)\sim |$ 

(5) ^ (6) ~^

& A ⇒ A[0] & A[1] & A[2] & A[3]

| A ⇒ A[0] | A[1] | A[2] | A[3]

^ A \Rightarrow A[0] ^ A[1] ^ A[2] ^ A[3]

A[3]	0	0	0	0
A[2]	0	0	0	0
A[1]	0	0	1	1
A[0]	0	1	0	1
Y[5:0]	101100	010110	010110	100110

#### **Conditional Operators**

```
module ADD_SUB (A, B, SEL, Y);
1.
      input [7:0] A; input [7:0]
2.
                                             Conditional operators:
      input
                         SEL;
3.
                    Y1,Y2;
      output [8:0]
4.
      reg [8:0] Y2,Y1;
5.
       always @(A or B)
6.
        begin
7.
        Y1 = (SEL == 1)?(A + B): (A - B);
8.
        Y2 = (!SEL) ? A : B;
9.
        end
10.
```

#### endmodule


е	SEL	0	0	1	1
	A[7:0]	00000100	0000001	00000100	00000001
	B[7:0]	00000001	00000010	00000001	00000010
	Y1[8:0]	00000011	11111111	00000101	00000011
	Y2[8:0]	00000100	0000001	0000001	00000010

#### Array of Instances

```
module array_of_nor(y, a, b);
  input [0:7] a, b;
  output [0:7] y;
              (y[0], a[0], b[0]);
  nor
              (y[1], a[1], b[1]);
  nor
              (y[2], a[2], b[2]);
  nor
              (y[3], a[3], b[3]);
  nor
              (y[4], a[4], b[4]);
  nor
              (y[5], a[5], b[5]);
  nor
              (y[6], a[6], b[6]);
  nor
              (y[7], a[7], b[7]);
  nor
endmodule
```


```
module array_of_nor(y, a, b);
input [0:7] a, b;
output [0:7] y;

nor [0:7] (y, a, b);
endmodule
```



#### Two alternatives for Continuous Assignment


```
module bit_or8_gate2(y, a, b);
    input [7:0] a, b;
    output [7:0] y;
    wire [7:0] y = a | b;
endmodule
```



#### Multiple Instantiations and Assignments


```
module Multiple Gates(y1, y2, y3, a1, a2, a3, a4);
  input a1, a2, a3, a4;
  output y1, y2, y3;
nand #1 G1(y1, a1, a2, a3), (y2, a2, a3, a4), (y3, a1, a4);
endmodule
module Multiple Assigns(y1, y2, y3, a1, a2, a3, a4);
  input a1, a2, a3, a4;
  output y1, y2, y3;
  assign #1 y1 = a1 ^ a2, y2 = a2 | a3, y3 = a1 + a2;
endmodule
```

# 3 to 8 Decoder (1/4)



_E	In[2]	In[1]	In[0]	Out[7]	Out[6]	Out[5]	Out[4]	Out[3]	Out[2]	Out[1]	Out[0]
0	X	X	X	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0	0	0	1	0
1	0	1	0	0	0	0	0	0	1	0	0
1	0	1	1	0	0	0	0	1	0	0	0
1	1	0	0	0	0	0	1	0	0	0	0
1	1	0	1	0	0	1	0	0	0	0	0
1	1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	1	0	0	0	0	0	0	0

## 3 to 8 Decoder (2/4)




# 3 to 8 Decoder (3/4)

#### Data flow description

- module decoder(E, In, Out);
- 2. input E;
- 3. input [2:0]In;
- 4. output [7:0]Out;
- 5. wire [7:0]Out;
- 6. assign Out = E ? 1'b1 << In : 8'h0;

true

7. endmodule




## 3 to 8 Decoder (4/4)

```
3'b100: Out = 8'h10;
Behavioral description
                                             3'b101: Out = 8'h20;
  module Decoder_Behavioral(E, In, Out);
                                             3'b110: Out = 8'h40;
   Input
                   E;
                                             default: Out = 8'h80;
   input
          [2:0]
                   ln;
                                             endcase
   output [7:0]
                   Out;
                                          end
           [7:0]
                   Out;
   reg
                                   end
   always @(E or In)
                                   endmodule
   begin
                                                          Out
   if(!E)
                                         E
                                              In
       Out = 8'h00;
                                                     0000000
   else
                                              0
                                                    0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 1
       begin
                                                    0 \ 0 \ 0 \ 0 \ 0 \ 1 \ 0
         case(In)
                                                     00000100
          3'b000: Out = 8'h01;
                                                     00001000
          3'b001: Out = 8'h02;
                                                     00010000
          3'b010: Out = 8'h04;
                                                     0010000
                                                     0 1 0 0 0 0 0 0
          3'b011: Out = 8'h08;
                                                     10000000
```

## Hierarchical Design of 3-8 decoder

```
In[2]
                                                                      In[1] In[0]
module decoder_2_4(E, In, Out);
input E; input [1:0] In;
output [3:0]Out; wire [3:0] Out;
assign Out = E ? 1'b1 << In : 4'h0;
                                                                   E1
endmodule
                     2 to 4 decoder
module decode_3_8(E, In, Out);
                                                  In[1]
                                                           In[0]
                                                                        In[1] In[0]
input E; input [2:0] In;
                                                     Decoder1
                                                                      Decoder 0
                                                                 G1
                     [7:0] Out; wire E1, G1, G2
                                                   2-4 decoder
                                                                     2-4 decoder
output
     G2:
 not u1(E1 , ln[2]); and a1(G1 , E , ln[2]);
 and a2(G2, E, E1);
                                                     Out[7:4]
                                                                       Out[3:0]
 decoder 2 4 M(G1, In[1:0], Out[7:4]);
 decoder 2 4 L(G2, In[1:0], Out[3:0]);
endmodule
```

#### **Simulation**



**Test Bench** 

#### ModelSim Test\_Bench Simulation (1/4)

#### Test\_bench

```
module or_and_tb;
reg in1, in2, in3, in4;
wire out:
or_and ok(.in1(in1), .in2(in2),
     .in3(ln3), .in4(in4), .out(out
    ));
initial
begin
    in1=0; in2=0; in3=0; in4=0;
#10 in1=0; in2=0; in3=0; in4=1;
#10 in1=0; in2=0; in3=1; in4=0;
#10 in1=0; in2=0; in3=1; in4=1;
#10 in1=0; in2=1; in3=0; in4=0;
#10 in1=0; in2=1; in3=0; in4=1;
#10 in1=0; in2=1; in3=1; in4=0;
#10 in1=0; in2=1; in3=1; in4=1;
```

```
#10 in1 = 1; in2 = 0; in3 = 0; in4 = 0;

#10 in1 = 1; in2 = 0; in3 = 0; in4 = 1;

#10 in1 = 1; in2 = 0; in3 = 1; in4 = 0;

#10 in1 = 1; in2 = 1; in3 = 0; in4 = 1;

#10 in1 = 1; in2 = 1; in3 = 0; in4 = 1;

#10 in1 = 1; in2 = 1; in3 = 1; in4 = 0;


#10 in1 = 1; in2 = 1; in3 = 1; in4 = 1;

#10 in1 = 1; in2 = 1; in3 = 1; in4 = 1;
```

endmodule

#### ModelSim Test\_Bench Simulation (2/4)

Functional simulation only (no delay is introduced)



In ModelSim, Input: test patterns (using comds.) Output: waveform


In Altera, Input: waveform Output: waveform

#### ModelSim Test\_Bench Simulation (3/4)

```
Test bench
                                     #0 E = 0; in = 3'b000;
                                     #10 E = 1; in = 3'b000;
                                     #10 E = 1; in = 3'b001;
module decoder 3 8 tb;
                                     #10 E = 1; in = 3'b010;
rea
                                     #10 E = 1; in = 3'b011;
reg [2:0] in;
                                     #10 E = 1; in = 3'b100;
                                     #10 E = 1; in = 3'b101;
wire [7:0] out;
                                     #10 E = 1; in = 3'b110;
                                     #10 E = 1; in = 3'b111;
decoder
   ok(.E(E), .in(in), .out(out));
                                     end
                                     endmodule
initial
begin
```

**Exhaustive test or partial test for functional simulation in test\_bench** ? How about chip test ? Exhaustive or partial testing?

#### ModelSim Test\_Bench Simulation (4/4)



#### **Begin\_End Statements**

#### **Begin-end block statements:**

- 1. Block statements is a way of syntactically grouping several statements into a single statement.
- 2. Sequential blocks are delimited by the keywords begin and end. These begin...end pairs are commonly used in conjunction with if, case, and for statements to group several statements.
- 3. Functions and always blocks that contain more than one statement require a begin...end pair to group the statements.
- 4. Verilog provides a construct called a named block.

```
begin [: block_name

reg local_variable_I;

integer local_variable_2;

parameter local_variable_3;]
... statements ...
end
```

Verilog allows you to declare variables (reg, integer and parameter) locally within a named block but not in an unnamed block.

## Named Block (1/2)

```
module UNNAMED_BLOCK(A, B, E, Y);
                                          module NAMED_BLOCK(A, B, E, Y);
                                           input [3 : 0]A; input [3 : 0]B;
parameter FI = 12;
input [3:0]A;
                                           input E; output [4:0]Y; reg [4:0] Y;
input [3:0]B;
                                           always @(A or B or E)
input E;
output [4 : 0]Y;
                                           begin
                                              if(E)
reg [4:0]Y;
                                              begin: Add_And
                                              parameter FI = 12; // in a named block
                                              Y = (A + B) \& FI;
always @(A or B or E)
                                              end
begin
   if(E)
                                              else
        Y = (A + B) \& FI;
                                              begin: Sub And
   else
                                              parameter FII = 2; // in a named block
        Y = (A - B) \& FI:
                                              Y = (A - B) \& FII;
end
                                              end
endmodule
                                           end
                                           endmodule
```

## Named Block (2/2)

```
module NAMED_BLOCK(A, B, E, Y);
                                            if(E)
input [3:0]A; input [3:0]B;
                                            begin: Add_And
input E; output [4 : 0]Y;
                                                parameter FI = 12;
reg [4:0]Y;
                                                Y = (A + B) + FI; //FI is 12 not 1
                                            end
parameter FI = 1;
                                            else
parameter FII = 8;
                                            begin: Sub_And
always @(A or B or E)
                                                 parameter FII = 2;
                                                Y = (A + B) + FII; //FII is 2 not 8
begin
                                            end end
                                            assign Z = (A + B) + FI; //FI is 1
                                            endmodule
```

waye - default							
<u>File Edit View Insert Fo</u>	ımat <u>T</u> ools <u>W</u> indow						1
		QQQ 👫 📑		VI			
<b>⊞-4</b> ) A	1 1	(13	(1	<b>)</b> 6	<b>1</b> 13	(10	
<b>⊕-⊘</b> В	5 5	<b>1</b> 6	(11	3	7	(5	
E E	0	Vot	V24	Vot	V22	107	
⊕-∜ A ⊕-∜ B - ∜ E ⊕-∜ Y ⊕-∜ Z	8 8 7 7	)21 )20	724 713	[21 [10	32 21	127 116	
	W	120	1'3	110	N=1	1,0	


# If-Else Statements (1/4)

- 1. The if statement is followed by a statement or block of statements enclosed by begin and end.
- If the value of the expression is nonzero, the expression is true and the statement block that follows is executed. If the value of the expression is zero, the expression is false and the statement block following else is executed.

```
If (expression)
begin
... statements ...
end
[eIse
begin
... statements ...
end]
```

3. If..else statements can cause synthesis of latches.

```
module IF_ELSE(IN1, IN2, E, OUT);
input IN1, IN2, E;
output [1:0] OUT; reg [1:0]OUT;
always @(IN1 or IN2 or E)
begin
if(E == 1)
OUT = IN1 + IN2;
else
OUT = IN1; end
endmodule
```



# If-Else Statements (2/4)

```
Module Latch(In, Enable, Out);
              Enable;
  input
  Input [3:0] In;
                                          input
  output [3:0] Out;
  always @(In or Enable)
  begin
   if(Enable)
                   No latch inference
         Out=In;
                                          begin
   else
         Out=0;
  end
  endmodule
                                          end
Always@ (In or
Enable)
begin
  Out=0;
  if(Enable)
  Out=In;
end // no latch
```


#### Watch for unintentional Latches

Module Latch(In, Enable, Out); input Enable; input [3:0] In; output [3:0] Out;

always @(In or Enable)

if(Enable)
Out=In;
end
endmodule

If Enable ==1
Out (new) = In
If Enable==0
Out (new) = Out (old)




# If-Else Statements (3/4)

```
module IF ELSE VALUE(IN, OUT);
input [1:0]IN;
output [1 : 0]OUT; IN=0,OUT=11
reg [1:0]OUT;
             IN=1,OUT=00
always @(IN)
             IN=2,OUT=11
begin
                 IN=3,OUT=11
    if(IN==1)
        OUT = 2'b00:
                      true
    else
        OUT = 2'b11:
                      false
end
endmodule
```

```
module IF ELSE VALUE(IN, OUT);
input [1:0]IN;
output [1 : 0]OUT;
                 IN=0,OUT=11
reg [1:0]OUT;
                 IN=1,OUT=00
always @(IN)
                 IN=2,OUT=00
begin
                 IN=3,OUT=00
    if(IN)
      else
                  OUT = 2'b11:
end
endmodule
```

What is the difference between them?



# If-Else Statements (4/4)

if-then-else statement implies priority-encoded MUXs

```
always @(sel or a or b or c or d)

if (sel[2] == 1'b1)

out = a; //sel=1XX

else if (sel[1] == 1'b1)


out = b; //sel=01X

else if (sel[0] == 1'b1)

out = c; //sel=001

else


out = d; //sel=000
```



# Resource Sharing (1/2)


- Assign similar operations to a common netlist cell
  - reduce hardware
  - may degrade performance
  - resource sharing within the same always block
  - resource sharing not done for conditional operator

#### Without resource sharing



Hence, in this case you better use if statement not conditional operator "?" to save a lot of cost and area

#### Resource sharing



# **Resource Sharing (2/2)**

```
module share(v, w, z,k);
  module noshare(v, w, x, z, k);
                                                    [2:0] k,v,w;
                                             input
  input [2:0]k,v,w;
                                             input x; output [3:0]z;
  input x;
                                             reg [3:0] y,z;
  output [3:0]z;
 wire [3:0]y;
                                             always@(x or k or v or w)
                                             begin
  assign y=x?k+w:k+v;
                                                if(x)
  assign z=x?y+w:y+v;
                                                 y=k+w;
                                                else
  endmodule
                                                 y=k+v;
                                             end
                                             always@(y or x or w or v)
                                             begin
Without resource sharing
                                                if(x)
                                                 z=y+w;
                                                else
                                                 Z=y+v;
         With resource sharing
```

end

endmodule

# Case Statements (1/4)


The case statement consists of the keyword case, followed by an expression in parentheses, followed by one or more case items (and associated statements to be executed), followed by the keyword endcase. A case item consists of an expression (usually a simple constant) or a list of expressions separated by commas, followed by a colon (: ).

```
module FULL CASE(IN, OUT);
                                module FULL CASE(IN, OUT);
input [1:0]IN;output [3:0] OUT;
                                input [1:0]IN;output [3:0] OUT;
reg [3:0]OUT;
                                reg [3:0]OUT;
always @(IN)
                                always @(IN)
begin
                                begin
     case(IN)
                                      case(IN)
     2'b00: OUT = 4'b0001:
                                      2'b00: OUT = 4'b0001:
     2'b01: OUT = 4'b0010;
                                      2'b01: OUT = 4'b0010:
     2'b10: OUT = 4'b0100;
                                      2'b10: OUT = 4'b0100:
     2'b11: OUT = 4'b1000;
                                      endcase // not full-case, latches are inferred
     endcase
                                end
end
                                endmodule
endmodule
```

```
case (expression)
   case_item 1:
      begin
      . statements .
      end
   case item 2:
      begin
      . statements.
      end
   default:
      begin
      . statements.
      end
endcase
```

### Case Statements (2/4)

If the conditional expression used is mutually exclusive (i.e. parallel) and the functional outputs are the same, then the hardware synthesized will be same.



## Case Statements (3/4)

```
module FULL_CASE(IN , OUT);
                                        module FULL CASE(IN, OUT);
input [1:0]IN; output [3:0] OUT;
                                        input [1:0]IN; output [3:0] OUT;
reg [3:0]OUT;
                                        reg [3:0]OUT;
always @(IN)
                                         always @(IN)
begin
                                         begin
     case(IN)
                                              case(IN)
     2'b00: OUT = 4'b0001;
                                              2'b00: OUT = 4'b0001:
     2'b01: OUT = 4'b0010:
                                              2'b01: OUT = 4'b0010:
     2'b10: OUT = 4'b0100;
                                              2'b10: OUT = 4'b0100:
     2'b11: OUT = 4'b1000;
                                              default: OUT = 4'b1000;
     endcase
                                              endcase
end
                                         end
endmodule
                                         endmodule
```

It is always a good idea to use default-case-item in all conditions to make sure no latch is inferred.

## Case Statements (4/4)

#### **Watch Out for Unintentional Latches**

- Completely specify all clauses for every case and if statement
- Completely specify all output for every clause of each
   case or if statement
- Failure to do so will cause latches or flip-flops to be synthesized

```
Missing Case

Missing Case

d == 00 \quad z = 0 \quad 2'b00: z = 1'b0;
d == 01 \quad z = 0 \quad endcase
d == 10 \quad z(new) = z(old)
d == 11 \quad z(new) = z(old)
```

#### **Casez and Casex Statements**


```
casez (expression)
                         casez:
   case_item 1:
      begin
      . statements . .
      end
   case_item 2:
      begin
      . statements. .
      end
   default:
      begin
      . statements. .
      end
endcase
```

```
The case item
can use z or?
         casex:
          The case item
         can use z, x,
         or?
```

```
casex (expression)
   case_item 1:
      begin
      . statements . .
      end
   case_item 2:
      begin
      . statements. .
      end
   default:
      begin
      . statements. .
      end
endcase
```

casez is one of the conditions in casex

#### **Casex Statement**



# For Loop Statements (1/2)

The for loop repeatedly executes a single statement or block of statements. The repetitions are performed over a range determined by the range expressions assigned to an index. Two range expressions appear in each for loop: low\_range and high\_range. In the syntax lines that follow, high\_range is greater than or equal to low\_range. HDL Compiler recognizes incrementing as well as decrementing loops. The statement to be duplicated is surrounded by begin and end statements.

## For Loop Statements (2/2)

for loop are "unrolled", and then synthesized.


```
integer i;
always @(a r b)
                                             a[0]
begin
                                                                   example[0]
  for (i = 0; i < 6; i = i+1)
                                             b[5]
     example[i] \leq a[i] & b[5-i];
                                             a[1]
                                                                  example[1]
                                            b[4]
end
                                             a[2]
                                                                   example[2]
         Verilog for loop
                                            b[3]
                                             a[3]
                                                                   example[3]
                                             b[2]
example [0] \le a[0] and b[5];
                                             a[4]
example [1] \le a[1] and b[4];
                                                                 \rightarrow example [4]
                                            b[1]
example [2] \le a[2] and b[3];
                                             a[5]
example [3] \le a[3] and b[2];
                                                                  example[5]
                                             b[0]
example [4] \le a[4] and b[1];
example [5] \le a[5] and b[0];
                                             for loop synthesized to gates
```

for loop unrolled

## Sorting Problem (1/2)

```
Bubble Sort: (four inputs)
                                               always@(a or b or c or d)
1. (0)?(1) (compare temp[0] and temp [1],
                                               begin
   then the bigger value is stored in temp[1])
                                                  temp[0]=a;
                                                  temp[1]=b;
  (1)?(2) (compare temp[1] and temp [2],..)
                                                  temp[2]=c;
  (2)?(3) (compare temp[2] and temp [3],..)
                                                  temp[3]=d;
                                                  for(i=2;i>=0;i=i-1)
2. (0)?(1), (1)?(2)
                                                    for(j=0;j<=i;j=j+1)
3.(0)?(1)
                                                      if(temp[j]>temp[j+1])
Totally, six comparators are needed
                                                        begin
                                                         buffer=temp[j+1];
for parallel comparisons of 4 inputs
                                                         temp[j+1]=temp[j];
module for_loop(a,b,c,d,out);
                                                         temp[j]=buffer;
        [3:0]a,b,c,d;
input
                                                       end
output [3:0]out;
                                                  out=temp[3];
reg [3:0] temp [3:0];
                                               end
        [3:0] buffer, out;
                                               endmodule
reg
integer i,j;
```

# **Sorting Problem (2/2)**



Bubble Sort: (four inputs)

(0)?(1), (1)?(2), (2)?(3)

(0)?(1), (1)?(2)

(0)?(1) critical path=6.01 ns

Totally, 6 comparators are needed for parallel comparisons

The more inputs, the longer delay

Bubble Sort: (five inputs)

(0)?(1), (1)?(2), (2)?(3), (3)?(4)

(0)?(1), (1)?(2), (2)?(3)

(0)?(1), (1)?(2)

(0)?(1) critical path=8.05 ns

Totally, 10 comparators are needed

use one comparator and a suitable FSM

# Always Block (1/3)

An always block can imply latches or flip-flops, or it can specify purely combinational logic. An always block can contain logic triggered in response to a change in a level (asynchronous triggers) or the rising or falling edge of a signal (synchronous triggers).

The syntax of an always block is

```
always @ (event-expression )
```

begin

... statements ...

end (combinational circuit)

x is recalculated as soon as any input (a or b or c) has a level transition (0 to 1 or 1 to 0). Completely specify sensitivity lists to avoid error

#### **Asynchronous triggers**

always@ (a or b or c) begin

x=a | b | c;

end

# Always Block (2/3)

```
always @ ([posedge or negedge] event)

begin

... statements ...

rising falling edge edge (posedge) (negedge)
```

Rising edge or positive edge (posedge)
Falling edge or negative edge (negedge)

x is recalculated as soon as c changes from 0 to 1 or d changes from 1 to 0.

#### **Synchronous triggers**

always@ (posedge c or negedge d)
begin
x=a +b;
end storage unit


## Always Block (3/3)

```
module ALWAYS_BLOCK(IN, OUT);
input [3:0]IN; output OUT; reg OUT;

always @(IN)
begin
OUT = (IN[0] | IN[1]) & (IN[2] | IN[3]);
end
endmodule
```

```
UN[3:0] PI OUT OUT OUT OUT Un4_OUT
```

```
module D_FF(Clk, D, Q);
input Clk, D;
output Q;
Reg Q;
always @(posedge Clk)
begin
Q=D;
end
endmodule
```



At every positive edge of signal Clk, Q is set as D.

#### **Variables**

#### Nets:

```
wire a; // 1-bit wire
wire [3:0] b; // 4-bit wire
```

#### Three types of common variables in Verilog:

- (1) register (default width is 1 bit)
- integer (default width is 32 bit)
- (3) parameter (default width is 1 bit) reg a; // 1-bit register

```
reg [3:0] b; // 4-bit register
integer c; // single 32-bit
```

```
parameter [range] identifier=expression,
                    identifier=expression
```

#### integer

Three variables (register, integer and parameter) are declared globally at the module level, or locally at the function level and begin-end block. Verilog allows you to assign the value of a reg variable only within a function or an always block.

#### **Function**

function [range] name\_of\_function; function declaration statement endfunction

- 1. Begin with function and end with endfunction
- 2. [Range] defines the width of the return value of the function (default is 1 bit)
  Contain one or more statements (enclosed inside a begin-end pair)
- 3. You can call function in a continuous assignment, always block or other functions

#### **Function declaration:**

Input declaration: specify the input signals for a function

Output: The output from a function is assigned to the function name.

Use concatenation operation to bundle several values for multi-outputs

#### **Function Statements (1/4)**

Procedure assignments are assignment statements used inside a function. (It is similar to C language, Note: it cannot be used in module)

They are similar to the continuous assignments, except that the left side of a procedural assignment can contain only reg and integer variables.

```
always @(A or B)
module FUN_STATE(A, B, C1, C2, C3, C4, C5);
                                                       begin
input [3:0]A; input [3:0]B;
                                                          C1 = Fn1(A, B);
output [6:0]C1;
                            //0
                                                       end
output [2:0]C2;
                            //discard
                                                       always @(A or B)
output [4:0]C3;
                            //always
                                                       begin
output [4:0]C4;
                            //assign
                                                          C2 = Fn1(A, B);
reg [6:0]C1; reg [2:0]C2;
                                                       end
reg [4:0]C3; reg [4:0]C4;
                                                       always @(A or B)
                                                       begin
function [4 : 0]Fn1;
                                                          C3 = A + B:
input [3:0]A; input [3:0]B;
                                                       end
      Fn1 = A + B:
                        // like C
endfunction
                                                       assign C4 = A + B;
```

Three different ways to implement addition

endmodule

#### **Function Statements (2/4)**

D MAX+plus II - chilegalents and settings/abel/my documents/class/max/fun\_state - [fun\_state.scf - Waveform Editor] <u>% M</u>AX+plus II <u>F</u>ile <u>E</u>dit <u>V</u>iew <u>N</u>ode <u>A</u>ssign <u>U</u>tilities <u>O</u>ptions <u>W</u>indow <u>H</u>elp Time: 283.6ns Ref: 0.0ns Interval: 40.0ns 80.0ns 120.0ns 160.0ns 200.0ns 240.0ns 280.0ns 320.0ns 360.0ns Name: Value: D 15 15 13 15 13 0 5 10 15 13 13 12 D 13 14 **XXX X**0010000 **XX** 0011010 Y X 0011011 XXY 0001100 XX **YY**X X0000100 **X**X **Y** X 0011100 Y 0011011 0000110 0011100 B 100 100 011 100 100 010 D 28 26 14 D 28

# **Function Statements (3/4)**

```
module test_n(a, b, x, y);
                            module test_n(a, b, x, y)
       a, b; output x, y;
input
                            input a, b;
reg
        x, y;
                            output x, y;
function Fn1;
                            assign x=a \& b;
  input a, b;
                            assign y=a | b;
 Fn1 = a \& b;
                            endmodule
  /* begin-end is required
    for more statements */
                                                                   Х
endfunction
                            module test_n(a, b, x, y);
function Fn2;
                            input a, b;
  input a, b;
                            output x, y;
 Fn2 = a | b;
                            reg x, y;
endfunction
                            always @(a or b)
always @(a or b)
                                                              C language
                            begin
   begin
                               x = a \& b;
                                                                 x = a\&b;
     x = Fn1(a, b);
                               y = a \mid b;
                                                                 y = a \mid b;
     y = Fn2(a, b);
                            end
  end
                            endmodule
```

endmodule

#### **Function Statements (4/4)**

```
module test_n(a1, a, b, x, y);
module test_n(a1, a, b, x, y);
                                     input [7:0] a1;
input [7:0] a1;
                                     input a, b;
input a, b;
                                     output x, y;
output x, y;
                                     reg x, y;
reg
    x, y;
                                     function Fn1;
function Fn1;
                                     parameter width=8;
input [width-1:0] a1;
                                     input [width-1:0] a1; // OK
parameter width=8;//error message
                                         input a, b;
   input a, b;
                                         Fn1 = a \& b;
   Fn1 = a \& b;
                                     endfunction
endfunction
                                     always @(a or b)
always @(a or b)
                                        begin
   begin
                                          x = Fn1(a1, a, b);
    x = Fn1(a1, a, b);
                                        end
   end
                                     endmodule
endmodule
                          Can we input width with scanf or
                           input ??
```

#### **Example-Function**

```
function [4:0] Fn1;
                                       input [3:0]F1, F2;
module FUN_ALL(A, B, Y1, Y2);
                                       begin
input [3 : 0] A,B;output [4 : 0] Y1, Y2;
                                       Fn1 = Fn2(F1, F2) + 2;
rea [4:0] Y1. Y2:
                                       end
                                       endfunction
function [4:0] Fn2;
input [3:0] F1, F2;
                                       always @(A or B)
begin
                                       begin
                                                                  Y1 = A + B + 2
  Fn2 = F1 + F2:
                                          Y1 = Fn1(A, B);
                                                                  Y2=A+B
end
                                          Y2 = Fn2(A, B);
endfunction
                                       end
                                       endmodule
```

