


Instructions: Language of Computer




Outline




MIPS Assembly Instructions

- -Arithmetic Instruction
- Data Transfer (Memory Access) Instruction
- Logical Instruction
- -Conditional Branch
- Unconditional Jump
- Instruction Encoding



From a High-Level Language to the Language of Hardware

- High-level language
 - Level of abstraction closer to problem domain
 - Provides for productivity and portability
- Assembly language
 - Textual representation of Machine code
 - strong correspondence between the assemble instructions and the architecture's machine code
- Hardware representation (Machine code) Binary digits (bits) Encoded instructions and data




(for MIPS)




Why do we need to learn Assembly Language?



- Assembly language are more precise than high-level language
 - -Close mapping between machine codes and assembly
- Assembly can reveal programs details
 - -E.g. Understand how registers and memory are used
- Assembly is very useful when the speed or size of a program is critically important
 - -Assembly is able to directly control the hardware
 - -Require less memory space and provide predictable timing
 - -For example, a computer control a car's brakes to respond rapidly and predictably to events in the outside world
 - Easy to understand and learn modern Assembly Language



MIPS Assembly
Language is
explained in this
tutorial




	Category	Instruction	Example	Meaning	Format
		add	add \$s1, \$s2, \$s3	\$s1 =\$s2 +\$ s3	R
	Arithmetic	sub	sub \$s1, \$s2, S3	\$s1=\$s2 -\$s3	R
		add immediate	addi \$s1, \$s2, 20	\$s1 = \$s2 +20	I
	_	load word	lw \$s1, 20(s2)	\$s1=Memory [\$2+20]	I
	Data Transfer	store word	sw \$s1, 20(\$s2)	Memory [\$2+20]=\$s1	I
		Load upper immed.	lui \$s1, 20	\$s1= 20 * 2 ¹⁶	I
		and	and \$s1, \$s2, \$s3	\$s1 =\$s2 & \$s3	R
	Logical	or	or \$s1, \$s2, \$s3	\$s1=\$s2 \$s3	R
		nor	nor \$s1, \$s2, \$s3	\$s1= ~(\$s2 \$s3)	R
		branch on equal	beq \$s1, \$s2, 25	If (\$s1==\$s2) go to PC+4+100	I
	Conditional Branch	branch on not equal	bne \$s1, \$s2, 25	If (\$s1!=\$s2) go to PC+4+100	I
	2.3	set on less than	slt \$s1, \$s2, \$s3	If (\$s1 <s\$2) go="" to<br="">PC+4+100</s\$2)>	R
tior	Unconditional Jump	Jump	j 2500	goto 10000	J

Types of Assembly Instructions



- Arithmetic Instruction
 - Arithmetic operation, such as
 - Addition: ADD, ADDI
 - Subtraction: SUB
- Data Transfer Instruction
 - Copy data between register and memory, such as
 - Load Word: LW
 - Store Word: SW
- Logical Instruction
 - Logical operation, such as
 - AND: And operation
 - OR: Or operation

- Conditional Branch Instruction
 - Conditionally change the flow of program execution when , such as
 - Branch on Equal: BEQ
 - Branch on Not Equal: BNE
 - Set on Less Than: SLT
- Unconditional Jump Instruction
 - Unconditionally change the flow of program execution
 - Jump: J








- Base 16
 - Compact representation of bit strings
 - –4 bits per hex digit

0	0000	4	0100	8	1000	С	1100
1	0001	5	0101	9	1001	d	1101
2	0010	6	0110	а	1010	е	1110
3	0011	7	0111	b	1011	f	1111

- Example: eca8 6420
 - **1110 1100 1010 1000 0110 0100 0010 0000**








- Memory closer to the processer has faster access speed with smaller sizes
 - Registers are the fastest
- A basic MIPS CPU 32 registers (\$0 ~ \$31), and each is 32-bit
 - Names are given to registers based on their functions

e.g.	
\$s1=\$17	,
\$s2=\$18	,
\$t0=\$8	



Name	Register number		Usage		
\$zero	0	The constant value 0			
\$v0-\$v1	2–3	Values for results a	and expression evaluation		
\$a0-\$a3	4–7	Arguments			
\$t0-\$t7	8–15	Temporaries			
\$s0 - \$s7	16–23	Saved			
\$t8-\$t9	24–25	More temporaries			
\$gp	28	Global pointer			
\$sp	29	Stack pointer			
\$fp	30	Frame pointer			
\$ra	31	Return address			

Memory Hierarchy--Memory



- Main memory (aka DRAM) is used for composite data
 - Arrays, structures, dynamic data
- Memory is byte addressable
 - Each address identifies an 8-bit byte
- Memory address are aligned
 - Normally access 4 bytes at a time (A word has 4 bytes)
 - Word address = Byte address mod 4


e.g., how data 0x12FE34DC are stored in memory?

	<u>MSB</u>	1	1	LSB
	12	FE	34	DC
byte	0	1	2	3

Decimal Addr.		Decimal Byte Address				e Hex Addr.	Hex Byte Address			
	0	0	1	2	3	00	0	1	2	3
	4	4	5	6	7	04	4	5	6	7
as	8	8	9	10	11	08	8	9	Α	В
	12	12	13	14	15	OC	С	D	Е	F
	16	16	17	18	19	10	10	11	12	13

e.g., What is the word address of byte 4, 8, and 10?

- 4 Mode 4 = 1....0
- Mode 4 = 2
- 10 mode 4 = 2...2



Arithmetic Instruction -- add & sub




- Both add and sub instructions performs operations the first and second registers and stores the result in the destination register.
 - Operands are 32-bit registers
- add instruction

sub instruction

Registers

- \$t2 | 0000 0000 0000 0000 0000 0000 1011
- \$t1 | 0000 0000 0000 0000 0000 0000 0010
- \$t0 | 0000 0000 0000 0000 0000 0000 1101

- \$t2 | 0000 0000 0000 0000 0000 0000 0010
- \$t1 | 0000 0000 0000 0000 0000 0000 1011
- \$t0 | 0000 0000 0000 0000 0000 0000 1001



Arithmetic Instruction -- addi




 addi performs an addition on both the source register and the immediate data, and stores the result in the destination register

Registers

\$t2 | 0000 0000 0000 0000 0000 0000 1001



\$t0 | 0000 0000 0000 0000 0000 0000 1101



Arithmetic Instruction Example




 Find the compiled MIPS code for the following C code:

$$f = (g + h) - (i + j);$$

- Assume value g is in \$s1, h is in \$s2, value i is in \$s3, and value j is in \$s4 (Hint: use \$t0 and \$t1 to store temporary values)
- Store result f in \$s0

```
add $t0, $s1, $s2 # $t0 = g+h
add $t1, $s3, $s4 # $t1 = i+j
sub $s0, $t0, $t1 # f = (g+h) - (i+j)
```



Data Transfer (Memory Access) Instruction

- Data need to be load from memory into register before processing and written back to memory after processing
- Two instructions
 - Load Word: copy data from memory to register


Processor

Control

Datapath Register

LW

Store Word: copy data from register back to memory





Load Word Instruction -LW




 lw (Load Instruction) loads data from the data memory through a memory address with an offset, to the destination register.

- Copy a word from memory address "\$rs+offset" into \$rt
- \$rs is a register that contains a memory base address
- offset is the distance
- The data from memory is available in \$rt after execution







Store Word Instruction -SW




• sw (Store word) instruction stores data from a source register to a memory address on the data memory with an offset,


sw \$rt, offset(\$rs) → Memory[\$rs+offset]= \$rt

- Copy a word from register \$rt into memory address (\$rs+offset)
- \$rs is a register that contains a memory base address
- offset is the distance

sw \$s1, 8(\$s0)		
offset	Base Address Register	0x0040+8 →

\$s1	0x8888
\$s0	0x0040
0x0050	0x0104
0x004C	0x0103
0x0048	0x0102
0x0044	0x0101
0x0040	0x0100





+2 word

Memory Operand Example 1



• C code:

$$g = h + A[8];$$

- -g in \$s1, h in \$s2, base address of A in \$s3 \$s0 \|
- Convert the C code into MIPS code:
 - –Each element in A array is 4 bytes
 - -A[8] has index 8 and requires offset of 32_{X+32}


X+12	A[3]
X+8	A[2]
X+4	A[1]
X	A[0]

Base address of A

A[8]

\$s3

\$s2



Logical Operations



Recap: Basic logical operations includes

–And, Or, Nand, Nor, Not, Xor

Α	В	AND	OR	NAND	NOR	Not A	XOR
0	0	0	0	1	1	1	0
0	1	0	1	1	0	1	1
1	0	0	1	1	0	0	1
1	1	1	1	0	0	0	0


Three instructions for logic operations are introduced

-Bitwise AND: and

-Bitwise OR: or

-Bitwise NOR: nor

- These instructions performs bitwise operations (bit by bit)
- Useful for extracting and inserting groups of bits in a word



Logic Operations – and & or



AND operations

- -Useful to mask bits in a word
- Select some bits, clear others to 0
- -Useful to remove bits in a word
- and \$t0, \$t1, \$t2

- \$t2 | 0000 0000 0000 0000 00<mark>00 11</mark>01 1100 0000
- \$t1 | 0000 0000 0000 000<mark>11 11</mark>00 0000 0000

OR operation

- Set some bits to 1, leave others unchanged
- Useful to include bits in a word

\$t2 | 0000 0000 0000 000<mark>00 11</mark>01 1100 0000

\$t1 | 0000 0000 0000 000<mark>11 11</mark>00 0000 0000

\$t0 | 0000 0000 0000 000<mark>11 11</mark>01 1100 0000

or \$t0, \$t1, \$t2

Logic Operation -NOR Operations



NOR operations

nor
$$$t0,$t1,$t2 \rightarrow $t0 = ~($t1|$t2)$$

- Useful to invert bits in a word
 - -Change 0 to 1, and 1 to 0
- MIPS uses NOR instruction to implement NOT operations

Registers

- \$t2 0000 0000 0000 0000 0000 0000 1011
- \$t1 | 0000 0000 0000 0000 0000 0000 0010
- \$t0 | 0000 0000 0000 0000 0000 0000 0100

0000 0000 0000 0001 1100 0000 0000

1111 1111 1111 1110 0011 1111 1111

1111 1111 1111 1111 1100 0011 1111 1111

\$t0

Logic Operation -Shift Left Logical




• sll (Shift left logical) instruction: Shifts a register value(\$rt) left by the shift amount listed in the instruction and places the result in a third register(\$rd)

- -Shift left and fill with 0 bits
- -"s11 by *i* bits" equal to multiplies by 2^{i} (00000011 << 2 → 3 *2² = 12 00001100)

```
$11 $t0, $s0, 2 → $t0= $s0 << 2bits
```

- \$s0 0000 0000 0000 0000 1101 1100 0000
- \$tO 0000 0000 0000 0000 0000 0000 0000

\$t0 0000 0000 0000 000<mark>11 0111 0000 00</mark>00



Logic Operation -Shift Right Logical




 srl (Shift right logical) instruction: Shifts a register value(\$rt) right by the shift amount listed in the instruction and places the result in a third register(\$rd)

– Shift right and fill with 0 bits

$$r1 $t0, $s0, 2 \rightarrow $t0= $s0 >> 2bits$$


\$s0 0000 0000 0000 0000 <mark>1101 1100 0000</mark>



Outline



- MIPS Assembly Instructions
 - -Arithmetic Instruction
 - Data Transfer (Memory Access) Instruction
 - Logical Instruction
 - -Conditional Branch
 - Unconditional Jump
- Instruction Encoding




Program Counter



- A program counter is a special register that points to instructions
- Contains memory address (like a pointer) that points to the instructions being executed at the next cycle time.
- As each instruction gets fetched, the program counter increases its stored value by 4.

PC = PC + 4

(because the size of instruction is 4 bytes)




Instructions for Control operations – Condition Branch




• Control Instructions provide the ability alter their operation depending on data.

Able to achieve alternative path control (if-then-else) or repeated path control (

while)





Conditional Branches -beq




 A conditional branch instruction branches to a new address only if a certain condition is met.

 The BEQ (branch on equal) instruction branches the PC if the first source register's contents and the second source register's contents

are equal.

```
beq $rs, $rt, Labe1
# if register $rs == register $rt
# goto Label
# else
# no effect.
```







```
... # load values into $8 and $9
```

beq \$8,\$9,cont # branch if equal


```
sll $t0,$t1, 2 #conditionally ....


# executed statement

#
```

cont: add \$10,\$10,\$11 # always executed

Any instruction can be a target of a branch. The add instruction is here just as an example.)





Conditional Branches with PC-relative Addressing



 Conditional Branches use PCrelative Addressing to find Target Address

```
beq $rs, $rt, Addr_Offset
```

```
# if register $rs == register $rt
# goto PC+4+ Addr_Offset*4
# else
# no effect.
```


Suppose \$s0=\$t1,

- (1) find target address of beq instruction
- (2) the next instruction to be executed

```
Addr. Inst.
04(0x04) beq $s0 $t1 2
08(0x08) add.....
12(0x0C) sub....
16(0x10) lw....
20(0x14) sw....
```

Target address= 4+4+ 2*4=16

Next instruction to be executed: Iw









```
beq $8,$9, equal # branch if equal sll $0,$0,0 # false branch ... # false branch j cont # jump to cont equal: ... # true branch #
```

cont: add \$10,\$10,\$11 # always executed



- If \$8!= \$9 execute B
- A basic control structure is built out of small assembly instructions.



Conditional Branches -bne




 The BNE (branch on NOT-equal) instruction branches the PC if the first source register's contents and the second source register's contents are NOT equal.


```
bne $rs, $rt, Label

# if $rs!= $rt

# Goto Label

# else
# no effect.
```






Compiling If Statements using bne



 Example: convert the C code into MIPS codes, assume variables f, g, h, i, j are stored in \$s0~\$s4

Compiled MIPS code:

```
bne $s3, $s4, Else #if (i!=j) goto ELSE
add $s0, $s1, $s2 # f= g+h
j Exit
Else: sub $s0, $s1, $s2 # f= g-h
Exit: ...
```



```
bne $s3, $s4, 2
add $s0, $s1, $s2
j Exit
Else: sub $s0, $s1, $s2
Exit: ...
```

Assembler calculates addresses





• The SLT(set less than) instruction sets the \$rd to the value 1 if the first source register's contents are less than the second source register's contents. Otherwise, it is set to the value 0.

```
# if register $rs < register $rt
# $rd =1
# else
# $rd=0</pre>
```

```
If $s0=1& $s1=2
After slt $t0, $s0, $s1
$t0 = ?
1
If $s0=1& $s1=1
After slt $t0, $s0, $s1
$t0 = ?
0
```

branch-if-less-than


※ 放めお過

- No branch-if-less-than in MIPS instruction
- How can we make a "psuedo" instruction "blt \$s1, \$s2, Label"?
- Combine "slt" and "bne"
 - -"slt" decide if a register is less than another
 - "bne" decide execution path based on the result

```
if ($s1 < $s2)
branch to Label</pre>
```



```
slt $t0, $s1, $s2
bne $t0, $zero, Label
```



(Unconditional) Jump




- J (jump) instruction: jump the target address (Target address is a absolute address, and could be anywhere in text segment)
- Jump instruction: j

```
j label → Jump to Label
Or
j "address" → Jump to address*4 (PC= address*4)
```

Address needs to times 4 to obtain byte address

j 600
$$\rightarrow$$
 Jump to 600*4=2400 (PC=2400)




nstruction Encoding

Instruction Encoding


- Assembly instructions are into 32-bit binary machine code (aka instruction word)
- Normally done by Assembler
- The layout is called the instruction format
- Include Three Format: I-Format & R-Format & J-Format

	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits			
R:	opcode	rs	rt	rd shamt		funct			
				16 bits					
l:	Opcode	rs	rt	Address/immediate					
		26 bits							
J:	Opcode	Target Address							





swap:


Binary machine language program (for MIPS) 

Recall: Register Name and Number



Name	Register number	Usage			
\$zero	0	The constant value 0			
\$v0-\$v1	2–3	Values for results and expression evaluation			
\$a0 — \$a3	4–7	Arguments			
\$t0-\$t7	8–15	Temporaries			
\$s0 - \$s7	16–23	Saved			
\$t8-\$t9	24–25	More temporaries			
\$gp	28	Global pointer			
\$sp	29	Stack pointer			
\$fp	30	Frame pointer			
\$ra	31	Return address			


Register that are frequently used



Instruction Opcode



Op(31:26)											
28-26 31-29	0(000)	1(001)	2(010)	3(011)	4(100)	5(101)	6(110)	7(111)			
0(000)	<mark>R-format</mark>	Bltz/gez	<mark>Jump</mark>	Jump &link	Branch eq	Branch ne	blez	bgtz			
1(001)	Add immediate	Addiu	Set less than imm.	Set less than imm. Unsigned	andi	ori	xori	Load upper imm.			
2(010)	TLB	FIPt									
3(011)											
4(100)	Load byte	Load half	Lwl	Load word	Load byte unsigned	Load half unsigned	lwr				
5(101)	Store byte	Store half	Swl	Store word			swr				
6(110)	Load linked word	lwcl									
7(111)	Store cond. word	swcl									








		0	p(31:26)=000	0000 (R-form	at), funct(5:0	0)		
2-0 5-3	0(000)	1(001)	2(010)	3(011)	4(100)	5(101)	6(110)	7(111)
0(000)	Shift left logical (sll)		Shift right logical(srl)	sra	sllv		srlv	srav
1(001)	jump register	jalr			Syscall	Break		
2(010)	mfhi	mthi	mflo	mtlo				
3(011)	Mult	Multu	div	Divu				
4(100)	<mark>Add</mark>	Addu	Subtract	Subu	<mark>And</mark>	<mark>Or</mark>	<mark>Xor</mark>	Nor
5(101)			Set I.t.	Set I.t. unsigned				
6(110)								
7(111)								

Funct for "add": 100000, "and": 100100, sll: 000000




MIPS R-format Instructions



ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

- Suitable for instruction with 3 operands
- Instruction fields
 - op: operation code (opcode) => indicate the operation
 - rs: first source register number
 - rt: second source register number
 - rd: destination register number
 - shamt: shift amount → used in the sll, srl instructions
 - funct: function code (extends opcode) = > select the specific variant of the operation in the op field



R-format Example (add, and, ..etc.)



add \$t0, \$s1, \$s2



ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits
ор	\$ s1	\$s2	\$tO	0	add
				No shift	
0	17 ₁₀	18 ₁₀	8	0	32
000000	10001	10010	01000	00000	100000

Note:

\$s1=r17


\$s2=r18

\$t0=r8

Encoded Machine code

 $00000010001100100100000000100000_2 = 0x02324020_{16}$

Hex decimal format



Encode "and" and "sll" instructions



and \$rd, \$rs, \$rt

and \$t0, \$t1, \$t2

unused

0	rs	rt	rd	shamt	1001002
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits
0	9	10	8	0	100100 ₂
000000	01001	01010	01000	00000	1001002

Instruction format for and: op:0, funct: 100100₂

sll \$rd, \$rt, imm → \$rd= \$rt << imm

\$11 \$t1, \$t0, 2 # \$t1= \$t0 << 2bits

unused

0	rs	rt	rd	shamt	000000
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits
0	0	8	9	2	0

Instruction format for sll:

op:0, funct: 0

shamt: how many positions to shift

MIPS I-format Instructions (lw, sw, addi,...,etc.)




ор	rs	rt	Imm constant or address
6 bits	5 bits	5 bits	16 bits

- load instructions
 - -\$rt: destination register number
 - -Constant: -2^{15} to $+2^{15}$ 1 because 4th field is 16-bit
 - Address: offset added to base address in \$rs

Opcode: lw:35₁₀ (or 100011₂)

Note: \$t0:r8, \$t1:r9

ор	rs	rt	Address offset
35	9	8	16
100011	01001	01000	00000000010000



MIPS I-format Instructions - sw



ор	rs	rt	Imm constant or address
6 bits	5 bits	5 bits	16 bits


store instructions

- -\$rt: source register number
- -Constant: -2^{15} to $+2^{15}$ 1 because 4th field is 16-bit
- Address: offset added to base address in \$rs

ор	rs	rt	Address offset
43	9	8	16
101011	01001	01000	00000000010000

Opcode sw: 43_{10} (or 101011_2)

Note: \$t0:r8, \$t1:r9



MIPS I-format Instructions - addi




 addi performs an addition on both the source register and the immediate data, and stores the result in the destination register

Opcode addi: 8_{10} (or 001000_2)

Note: \$t0:r8, \$t1:r9

addi \$t0, \$t1,5 \$t0=\$t	:1+5
----------------------------	------

ор	rs	rt	Constant or imm
8	9	8	5
001000	01001	01000	00000000000101







beq \$rs, \$rt, Addr_Offset

if register \$rs == register \$rt
goto PC+4+ Addr_Offset*4

else

no effect.

Opcode beq:4₁₀ (or 000100₂)

Note: \$t0:r8, \$t1:r9


beq	\$t0, \$	St1, 4	
		<u> </u>	
op	rs	rt	Address_Offset
6 bits	5 bits	5 bits	16 bits
8	8	9	5
000100	01000	01001	000000000000100

Assume \$t0=\$t1, given the following code, what is the next instruction to be executed?

Addr.	Inst.
16(=0x10)	beq \$t0 \$t1 4
20(=0x14)	inst1
24(=0x18)	inst2
28(=0x1C)	inst3
32(=0x20)	inst4
36(=0x24)	inst5
40(=0x28)	inst6

Ans:

The PC of the instruction is 16. PC+4+4*4=36, which is inst5




MIPS J-format Instructions - Jump



 J (jump) instruction: jump the target address (Target address is a absolute address, and could be anywhere in text segment)


j "address" → Jump to address*4 (PC= address*4)



Addressing Mode: the ways of specifying an operand or a memory address.



- Immediate addressing: operand is a constant within the instruction (e.g. addi)
- Register addressing: operand is a register (e.g op rs rt Immediate addi \$s1, \$s0, 1 # s1 = s0+1
- Base or displacement addressing: operand is at the memory location (e.g. lw, sw)




Tw \$t0, 32(\$s3)

Register

Register

Byte Halfword Word





Summary: Addressing Mode (2)



• PC-relative addressing: branch address is the sum of PC and constant (e.g. beq)

• (Pseudo)direct \$60\$ sessing: ju PC Word






Summary



MIPS Assembly Instructions

- Arithmetic Instruction
- Data Transfer (Memory Access) Instruction
- Logical Instruction
- -Conditional Branch
- Unconditional Jump
- 3 Instruction Encoding Format
 - –R type
 - –I type
 - –J type





Thank you for your attention

