
Combinational Circuit Design

Combinational Circuit

A combinational circuit consists of logic gates whose outputs at any time are determined <u>directly from the present</u> <u>combination of inputs</u> without regard to previous inputs.



Example – Alarm (1/2)


Assume that four persons might come. Alarm is activated when (1) more than three persons come or (2) the fourth person come together with other persons

```
module four(A, B, C, D, Out);
                                  4'b0110: Out = 0:
input A, B, C, D;
                                  4'b0111: Out = 1;
output Out;
                                  4'b1000: Out = 0:
                                  4'b1001: Out = 1;
reg Out, temp;
                                  4'b1010: Out = 0;
always @(A or B or C or D)
                                  4'b1011: Out = 1;
begin
                                  4'b1100: Out = 0:
 case({A , B , C , D})
                                  4'b1101: Out = 1;
                                  4'b1110: Out = 1;
  4'b0000: Out = 0;
                                  default: Out = 1;
  4'b0001: Out = 0;
                                  endcase
  4'b0010: Out = 0:
                                  end
                                  endmodule
  4'b0011: Out = 1;
  4'b0100: Out = 0;
                      Optimization is done by tools
  4'b0101: Out = 1:
```

Α	В	С	D	Out
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1 3

Example – Alarm (2/2)

```
module four(A, B, C, D);
input A, B, C, D;
output Out;
wire t1, t2, t3, t4;
and a1(t1, A, D);
and a2(t2, B, D);
and a3(t3, C, D);
and a4(t4, A, B, C);
or o1(Out, t1, t2, t3, t4);
endmodule
```



Out = AD + BD + CD + ABC

Traditional design method (optimization is done by hand)

not suitable for HDL design

Example – Multiplexer (1/2)

2 to 1 selector

Multiplexer = selector

```
module mux2to1a(a, b, Select, Out);
input a, b, Select;
output Out;
reg Out;
```

Select	Out
1	а
0	b
X	Х

Out


Out

always @(a or b or Select)
begin
if (Select)
Out = a;
else
Out = b;
end

Out = b;

endmodule

Put all inputs of the combinational circuit into the sensitivity list, otherwise .. error



Select

Example – Multiplexer (2/2)

There are three ways to derive a 2-to-1 multiplexer

```
always @(a or b or Select) always @(a or b or Select)
                                                                    Method_3
 begin
                            begin
  if (Select)
                             Out=b;
                                                      assign Out = Select ? a : b;
                             if (Select)
   Out = a;
  else
                              Out = a;
   Out = b;
                            end
              Method 1
                                         Method_2
 end
```

```
always @(A or B or C or D or S1 or S0)
begin
case (\{S1, S0\})
2'b00: Out = A;
4-to-1 2'b01: Out = B;
multiplexer 2'b10: Out = C;
default: Out = D;
endcase
end

A

B

C

X

Out
X

\{S1, S0\}
```

Example – Multi-Bit Multiplexer

```
module multibit2(a, b, Select, Out);
input [3:0] a, b;
                                            Select
input
       Select;
                                                    [3:0]
                                                          [3:0]
                                            b[3:0]
                                                                  [3:0] [3:0] Out[3:0]
output [3:0] Out;
                                                    [3:0]
                                                          [3:0]
                                            a[3:0]
       [3:0] Out;
wire
                                                            Out[3:0]
 assign Out = Select ? a : b;
endmodule
          Actually there are four 1-bit 2-to-1 multiplexers are used here
module multibit2(a, b, Select, Out);
parameter width=8;
input [width-1:0] a, b;
input
       Select;
output [width-1:0] Out;
       [width-1:0] Out;
wire
                                                      Select
 assign Out = Select ? a : b;
                                          8-bit 2-to-1 multiplexer
```


endmodule

Expansion of Multiplexers


- Two ways to build big mux
- 1. Straightforward approach like what we have done

- Cascading small multiplexer modules to construct a big mux
- Multiplexer Tree

8-to-1 mux constructed by cascading two 4to-1 and one 2-to-1 muxes



Example – Encoder (4 to 2)



	inp	out	outs		
A[3]	A[2]	A[1]	A[0]	Y[1]	Y[0]
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

```
encoder(A,Y);
module
parameter size=4;
          [size-1:0] A;
input
output
          [1:0] Y;
          [1:0] Y;
reg
always@(A)
 begin
   case(A)
     4'b 0001 : Y=0;
     4'b 0010 : Y=1;
     4'b 0100 : Y=2;
     4'b 1000 : Y=3;
     default: Y=2'b00;
   endcase
 end
endmodule
```

Example – Encoder (4 to 2) using if

using if ... else structure


```
module encoder ifelse(in, y);
input [3:0] in;
output reg [1:0] y;
always @(in) begin
 if (in == 4'b0001) y = 0; else
 if (in == 4'b0010) y = 1; else
 if (in == 4'b0100) y = 2; else
 if (in == 4'b1000) y = 3; else
    y = 2bx;
end
endmodule
```

Example – Priority Encoder (4 to 2)

```
encoder (A,Valid,Y);
module
input
           [3:0] A;
output
        Valid;
output
         [1:0] Y;
           Valid;
reg
           [1:0] Y;
reg
always@(A)
  begin
   Valid=1;
   casex(A)
     4'b 1xxx : Y=3;
     4'b 01xx : Y=2;
     4'b 001x: Y=1;
     4'b 0001 : Y=0;
     default:
       begin Valid=0; Y=2'b00; end
   endcase
  end
endmodule
```

	inputs			outputs		
A[3]	A[2]	A[1]	A[0]	Y[1]	Y[0]	Valid
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	Х	0	1	1
0	1	Х	Х	1	0	1
1	Х	Х	Х	1	1	1
				X	: don	't care

Example – Decoder (2 to 4)




inputs		outputs				
A[1]	A[0]	Y[3]	Y[2]	Y[1]	Y[0]	
0	0	0	0	0	1	
0	1	0	0	1	0	
1	0	0	1	0	0	
1	1	1	0	0	0	


```
decoder(A,Y);
module
parameter size=4;
          [1:0] A;
input
output
          [size-1:0] Y;
           [size-1:0] Y;
reg
always@(A)
  begin
   case(A)
     0:Y = 4'b0001;
     1:Y = 4'b0010;
     2:Y = 4'b0100;
     default:Y = 4'b1000;
   endcase
 end
endmodule
```

Comparator (1)


```
→ AGTB (A>B)
         Combinational comparator
                                               comparator
                                                            → AEQB (A=B)
                                                             → ALTB (A<B)
                                            always @(A or B)
module
          comparator(A, B, CLK, AGTB,
                                             begin
          AEQB, ALTB);
                                              AGTB = (A > B);
          [7:0] A, B;
input
                                              AEQB = (A == B);
       AGTB, AEQB, ALTB;
output
                                              ALTB = (A < B);
          AGTB, AEQB, ALTB;
reg
                                             end
                                            endmodule
```



Comparator (2)




Functional simulation without delay



Comparator (3) – Delay Comparison

Decide the biggest value among A, B, C, and D.





Comparator (4) – Delay Comparison

Decide the biggest value among A, B, C, and D.

```
Method_2: (hierarchical tree structure, 2 stage)
always @(A or B or C or D)
  begin
    if(A \ge B)
      Out1=A;
    else
      Out1=B;
    if(C \ge D)
      Out2=C;
    else
                                                                           [7:0]
                                                    Out_2[7:0]
                                                                un1 Out
                                                                                 7:0] [7:0] Out[7:0]
      Out2=D;
                                                                             Out[7:0]
   if(Out1 >= Out2)
      Out=Out1;
                                         un1 C
    else
      Out=Out2;
                                                    Out_3[7:0]
  end
```

Comparator (5)





Arithmetic Logic Unit (1/2)

S4 S3 S2 S1 S0 Cin	Operation	Function	Implementation
0 0 0 0 0 0	Y <= A	Transfer A	Arithmetic Unit
0 0 0 0 0 1	Y <= A + 1	Increment A	Arithmetic Unit
0 0 0 0 1 0	Y <= A + B	Addition	Arithmetic Unit
0 0 0 0 1 1	Y <= A + B + 1	Add with carry	Arithmetic Unit
0 0 0 1 0 0	Y <= A + Bbar	A plus 1's complement of B	Arithmetic Unit Arithmetic Unit
0 0 0 1 0 1	Y <= A + Bbar + 1	Subtraction	Arithmetic Unit
0 0 0 1 1 0	Y <= A - 1	Decrement A	Arithmetic Unit
0 0 0 1 1 1	Y <= A	Transfer A	Arithmetic Unit
0 0 1 0 0 0	Y <= A and B	AND	Logic Unit
0 0 1 0 1 0	Y <= A or B	OR	Logic Unit
0 0 1 1 0 0	Y <= A xor B	XOR	Logic Unit
0 0 1 1 1 0	Y <= Abar	Complement A	Logic Unit
		•	
0 0 0 0 0 0	Y <= A	Transfer A	Shifter Unit
0 1 0 0 0 0	Y <= shl A	Shift left A	Shifter Unit
1 0 0 0 0 0	Y <= shr A	Shift right A	Shifter Unit
1 1 0 0 0 0	Y <= 0	Transfer 0's	Shifter Unit 22

Arithmetic Logic Unit (2/2)

```
always@(Sel or A or B or Carryln)
module alu case2(Sel,CarryIn,A,B,Y);
                                           begin
input [4:0] Sel;
                                              case({Sel[4:0],CarryIn})
input CarryIn;
                                                6'b0000000 : Y = A:
input [7:0] A,B;
                                                6'b000001: Y = A + 1:
output [7:0] Y;
                                                6'b000010 : Y = A + B:
req [7:0] Y;
                                                6'b000011 : Y = A + B + 1:
                                                6'b000100 : Y = A + !B;
                                                6'b000101 : Y = A + !B + 1:
                                                6'b000110 : Y = A - 1:
                                                6'b000111 : Y = A:
                                                6'b001000 : Y = A & B:
                                                6'b001010 : Y = A \mid B;
                                                6'b001100 : Y = A ^ B:
                                                6'b001110 : Y = !A;
                                                6'b010000 : Y = A << 1:
                                                6'b100000 : Y = A >> 1;
                                                6'b110000 : Y = 0:
                                                default: Y = 8'bX:
                                              endcase
                                          end
                                          endmodule
```

Example for IF (1/4)

 Good style takes advantage of if-else priority to synthesize correct logic

```
Bad
  case (STATE)
    IDLE:
     if (LATE == 1'b1)
           ADDR BUS <= ADDR MAIN;
     else
           ADDR BUS <= ADDR CNTL;
    INTERRUPT:
     if(LATE == 1'b1)
           ADDR BUS <= ADDR MAIN;
     else
           ADDR BUS <= ADDR INT;
      LATE
                             ADDR BUS
ADDR MAIN
                  STATE
```

```
Good
if (LATE == 1'b1)
 ADDR BUS <= ADDR MAIN;
else
 case (STATE)
   IDLE:
         ADDR BUS <= ADDR CNTL;
   INTERRUPT:
         ADDR BUS <= ADDR INT;
ADDR MAIN
                      ADDR BUS
       STATE
         LATE
```


Example for IF (2/4)

```
A2:
module style_bad(In_Data, State,
                                               begin
Out_Data, En);
                                                    if(En)
input En;
                                                    Out Data = In_Data;
input [1:0] State;
                              Bad Style
                                                    else
input [2:0] In Data;
                                                    Out Data = In Data + 1;
output [3:0] Out_Data;
                                              end
          [3:0] Out_Data;
reg
                                           A3:
parameter A1=0, A2=1, A3=2, A4=3;
                                               begin
                                                    if(En)
always @(In_Data or State or En)
                                                    Out Data = In Data;
begin
                                                    else
    case(State)
                                                    Out Data = In Data - 2;
     A1:
                                              end
     begin
                                           A4:
        if(En)
                                               begin
        Out Data = In Data;
                                                     if(En)
        else
                                                     Out Data = In Data;
        Out_Data = In_Data - 1;
                                                    else
                                                     Out_Data = In_Data + 2; 25
        end
                                              end endcase end endmodule
```

Example for IF (3/4)

```
module style_good(In_Data, State, Out_Data, En);
input En;
input [1:0] State;
                                        Good Style
input [2:0] In_Data;
output [3:0] Out_Data;
          [3:0] Out_Data;
reg
parameter A1=0, A2=1, A3=2, A4=3;
                                       case(State)
always @(In_Data or State or En)
                                            A1: Out Data = In Data - 1;
begin
                                            A2: Out_Data = In_Data + 1;
     if(En)
                                             A3: Out Data = In Data - 2;
      Out Data = In Data;
                                             A4: Out_Data = In_Data + 2;
     else
                                                  endcase
      begin
                                              end
                                       end
                                       endmodule
```

Example for IF (4/4)




Sequential Logic Modules

Slides adapted from Digital IC Design by Prof. Pei-yin Chen and from Digital System and Designs and Practices by Ming-bo Lin and partial from

Sequential Circuit (1/2)

A sequential circuit is a system whose outputs at any time are determined <u>from the present combination of inputs and</u> <u>the previous inputs or outputs</u>.



- Sequential components contain memory elements
- The output values of sequential components depend on the input values and the values stored in the memory elements
- Example: Ring counter that starts the answering machine after 4 rings

Sequential Circuit (2/2)

Sequential components can be: asynchronous or synchronous

Asynchronous sequential circuit:

Change their states and outputs whenever a change in inputs occurs

Synchronous sequential circuit:

Change their states and outputs at fixed points of time (specified by clock signal)

Most circuits are synchronous circuits (easy and tool-supportable).

Synchronous storage components store data and perform some simple operations.


Synchronous storage components include:

(1) registers (2) counters

(3) register files (4) memories


(5) queues (6) stacks

Clock Period



- Clock period (measured in micro or nanoseconds) is the time between successive transitions in the same direction
- Clock frequency (measured in MHz or GHz) is the reciprocal of clock period
- Clock width is the time interval during which clock is equal to 1
- Duty cycle is the ratio of the clock width and clock period
- Clock signal is active high if the changes occur at the rising edge or during the clock width. Otherwise, it is active low

Latch and Flip-Flop



Latches are level-sensitive since they respond to input changes during clock width.

Latches are difficult to work with for this reason.

Flip-Flops respond to input changes only during the change in clock signal (the rising edge or the falling edge).


They are easy to work with though more expensive than latches.

Two basic styles of flip-flops are available:

- Master-slave
- 2) Edge-triggered

Flip-Flops

- A trigger
 - The state of a latch or flip-flop is switched by a change of the control input
- Level triggered latches
- Edge triggered flip-flops



Setup Time and Hold Time


The setup time

- D input must be maintained at a constant value prior to the application of the positive Clk pulse
- = the propagation delay through gates 4 and 1
- data to the internal latches

The hold time


- D input must not change after the application of the positive Clk pulse
- = the propagation delay of gate 3 (try to understand)
- clock to the internal latch

Timing Diagram




Positive-Edge vs. Negative-Edge


- The edge-triggered D flip-flops
 - The most economical and efficient
 - Positive-edge and negative-edge



Latch vs. Flip-Flop


Level triggered







negative-edge triggered

Latch








Latch

D-type latch (ignoring delay)

D	G	Q(t+1)
X	0	Q (t)
0	1	0
1	1	1



module p163	s(G, D, Q);
input G, D	• •
output Q;	reg Q;

always @(D or G) begin if(G)

Q = D;


end endmodule

- /p163_tb/G/p163_tb/D
 - 🌓 /p163_tb/Q

-No Data-


-No Data-

-No Data-




Flip-Flop (1/2)

D flip-flop



Edge-triggered flip-flop



Flip-Flop Inference


D	Q _(t+1)
0	0
1	1

```
D Flip-flop
```

```
module D_FF(Clk, D, Q);
input Clk, D;
output Q;
Reg Q;
```

```
always @(posedge Clk)
begin
Q=D;
```

end At every positive edge of Clk, Q is set as D



```
module D_FF(Clk, D, Q);
input Clk, D;
output Q;
Reg Q;
At every negative edge
of Clk, Q is set as D

always @(negedge Clk)
begin
Q=D;
end
endmodule Clk
```

```
module Toggle (Clk, Q);
input Clk;
output Q;
Reg Q; Toggle Flip-flop

always @(posedge Clk)
begin
Q=~Q;
end
endmodule

64
```

D Flip-flop with Reset

```
D Flip-flop with asynchronous reset
If Reset changes from 1 to 0,
then reset D flip-flop anyway.
Otherwise, Q=D.
module DFF_AR(Clk, Reset, D, Q);
input Clk, Reset, D;
output Q; reg Q;
always @( posedge Clk or negedge Reset)
                                            begin
begin
   if(!Reset)
                      D
                                        Q
       Q=0:
                                              else
   else
                     Clk -
       Q=D; end
endmodule
                    Reset-
Asynchronous -- Respond immediately!
   Clk
  Reset
   Q
              Treset immediately
```

```
D Flip-flop with synchronous reset
At every positive edge of Clk,
if Reset==0, then reset D flip-flop
(if Reset==1, then Q=D).
module DFF_SR(Clk, Reset, D, Q);
input Clk, Reset, D;
output Q; reg Q;
always @(posedge Clk)
 if(!Reset)
   Q=0:
                                     Q
              Reset-
   Q=D; end;
                     Clk
endmodule
     D
    Clk
  Reset
     Q
                                   66
                reset here
```

D Flip-flop with Set

```
D Flip-flop with synchronous set
 D Flip-flop with asynchronous set
If Set changes from 0 to 1,
                                          At every positive edge of Clk,
then set D flip-flop to 1 anyway.
                                          if Set==1, then set D flip-flop to 1
Otherwise, Q=D.
                                          (if Set==0, Q=D).
module DFF_AS(Clk, Set, D, Q);
                                          module DFF_SS(Clk, Set, D, Q);
input Clk, Set, D;
                                          input Clk, Set, D;
output Q;
                                          output Q;
reg
      Q;
                                                 Q:
                                          reg
always @( posedge Clk or posedge Set)
                                          always @(posedge Clk)
begin
                      Set-
                                          begin
 if(Set)
                                           if(Set)
                                                        Set -
                                      Q
                   D
   Q=1:
                                              Q=1:
 else
                                           else
                 Clk
                                                           Clk
   Q=D:
                                              Q=D;
end
                                          end
endmodule
                                          endmodule
```

Q

D Flip-flop with Set and Reset

```
module DFF_ARS(Clk, Set,
                                        module DFF SRS(Clk, Set, Reset,
Reset, D, Q);
                                        D, Q, QB);
input Clk, Set, Reset, D;
                                        input Clk, Set, Reset, D;
output Q;
                                        output Q, Q_Bar;
reg
      Q:
                                              Q, Q_Bar;
                                        reg
                                        always @(posedge Clk)
always @(posedge Clk or
                                        begin
negedge Reset or posedge Set )
                                            if(!Reset)
begin
                                                Q = 0:
    if(!Reset)
                                            else if(Set)
        Q=0:
                                                Q=1:
    else if(Set)
                                            else
        Q=1:
                                                Q=D:
    else
                                        end
        Q=D:
                                        endmodule
end
endmodule
```

D Flip-flop with asynchronous Set and asynchronous Reset

D Flip-flop with synchronous Set and synchronous Reset 68

D Flip-flop with Enable or Load

D Flip-flop with synchronous enable

```
module DFF_MAL(Clk, enable,
D, Q);
           Clk, enable;
input
input [3:0]
                D;
                          If enable==1
output [3:0] Q;
                            Q(new)=D;
      [3:0] Q;
reg
                          If enable==0
                            Q(new)=Q(old)
always @(posedge Clk)
begin
 if(enable)
   Q = D:
              enable
end
                                        Q
endmodule
                        Clk
```

```
D Flip-flop with synchronous load
  module DFF_MSL(Clk, Pre_Load,
  Load, D, Q);
              Clk, Pre_Load;
  input
  input
         [3:0] Load, D;
  Output [3:0] Q;
         [3:0] Q;
  reg
  always @(posedge Clk)
  begin
   if(Pre_Load)
     Q = Load;
                     Pre Load
   else
     Q = D:
                                   Q
  end
                Load
  endmodule
                    Clk
```


Registers

```
module DFF_MAL(Clk, enable,
D, Q);
                             enable
           Clk, enable;
input
input [3:0]
               D;
output [3:0] Q;
reg [3:0] Q;
always @(posedge Clk)
                                          Clk
begin
 if (enable)
   Q = D;
                            4-bit register = 4 flip-flops
end
endmodule
```

70

Watch Out for Unintentional Latches (1/6)

```
module latch_if1(en,A,out);
input en, A;
output out; reg out;
always @(en)
begin
if(en)
out = A;
end
endmodule
```



```
Latch is inferred because =>
If en ==1 out = A
else out (new) = out (old)
```


```
module latch 4(en, preset, A, B);
   input en, preset, A;
   output B;
   reg B;
   always @(en or preset or A)
   begin
        if(preset)
                 B = 1:
        else if(en)
                 B = A:
   end
                  Missing else for if(en)
endmodule
 preset [
    en
Latch is inferred because =>
If en ==1, B = A
                                        71
else B (new) = B (old)
```

Watch Out for Unintentional Latches (2/6)

```
Module Latch(In, Enable, Out);
   Module Latch(In, Enable, Out);
                                         input
                                                     Enable;
              Enable;
   input
                                         Input [3:0] In;
   input [3:0] In;
                                                                    Out=0;
                                         output [3:0] Out;
                                                                    if(Enable)
   output [3:0] Out;
                                         always @(In or Enable)
                                         begin
   always @(In or Enable)
                                           if(Enable)
                                                          No latch inference
   begin
                                                Out=In;
    if(Enable)
                                           else
          Out=In;
                                                Out=0;
                                         end
   end
                                         endmodule
   endmodule
If Enable ==1
Out (new) = In
If Enable==0
Out (new) = Out (old)
```

Watch Out for Unintentional Latches (3/6)


- Completely specify all clauses for every case and if statement
- Completely specify all output for every clause of each
 case or if statement
- Fail to do so will cause latches or flip-flops to be synthesized



Watch Out for Unintentional Latches (4/6)

```
module code3(Sel , A , B1, B2);
input Sel, [1:0]A;
output [1:0] B1, B2; reg [1:0] B1,B2;
always @ (Sel or A)
if(Sel)

if(A == 1)
begin B1 = 0; B2 = 0; end
else
begin B1 = 1; B2 = 1; end
else
begin B1 = 2; B2 = 2; end
endmodule
```




```
module code4(Sel , A , B1, B2);
input Sel, input [1:0]A;
output [1:0] B1, B2; reg [1:0] B1, B2;
always @ (Sel or A)
if(Sel)
      if(A == 1)
        begin B1 = 0; B2 = 0; end
       else
        begin B1 = 1;
                                  end
else
   begin B1 = 2; B2 = \frac{1}{2};
                                  end
endmodule
                                       B1
                                 B2[1]
    Two latches
    (missing B2)
                                B2[0]
                                      74
```

Watch Out for Unintentional Latches (5/6)

* If Sol == 0 Out (now) = Out (old), and four latches are synthesized B1[1] X Sel B1 module code2(Sel, A, B1, B2); input Sel; input [1:0]A; output [1:0] B1, B2; reg [1:0] B1, B2; B1[0] always @ (Sel or A) if(Sel) if(A == 1)Outputs are enabled by Sel begin B1 = 0;B2[1] B2 = 0;B2 0 end else begin B1 = 1; B2[0] B2 = 1;end endmodule Sel=1, A=1=> B1=0, 75 B2=0

Watch Out for Unintentional Latches (6/6)



Blocking vs. Non-Blocking (1/10)

- Blocking assignment (=) are order sensitive
- Non-Blocking assignment (<=) are order independent

Blocking assignment

Non-Blocking assignment

```
Initial
Initial
                  begin
begin
                             Time-unit a b c d
                   d<=#12 1;
 a=#12 1;
                                      X X X X X
                   e<=#3 0;
 b=#3 0:
                                      x x x x 0 3
                  f<=#2 3;
 c=#2 3:
                                12  1  x  x  1  0  3
                  end
end
                                     1 0 x 1 0 3
                                15
                                17
```

Blocking vs. Non-Blocking (2/10)

```
Initial
                                             Initial
                      begin
                                              begin
                       A=1;
                                               A=1;
Blocking
                       B=0;
                                               B=0;
assignment
                       A=B; // B=0 is used
                                               B=A; // A=1 is used
                       B=A; // A=0 is used
                                               A=B; // B=1 is used
                                             Initial
                    Initial
                     begin
                                              begin
Non-Blocking
                                               A=1;
                      A=1;
assignment
                                               B=0;
                      B=0;
                                               B<=A; // A=1 is used
                      A<=B; // B=0 is used
                                               A<=B; // B=0 is used
                      B<=A; // A=1 is used
```

Blocking vs. Non-Blocking (3/10)

Blocking assignment

Non-Blocking assignment

```
module test_n(clk, a, b, c, out);
module test_n(clk, a, b, c, out);
                                     input clk, a, b, c;
input clk, a, b, c;
                                     output out;
output out;
                                     reg t1, t2;
reg t1, t2;
                                     reg out;
reg out;
                                     always @(posedge clk)
always @(posedge clk)
                                     begin
begin
                                     t1 <= a&b;
t1 = a\&b;
                                     t2 <= t1&c; assigned immediately
t2 = t1&c; assigned in order
                                     out <= t1 & t2;
out = t1 \& t2;
                                     end
end
             Blocking assignment
                                                     Non-blocking assignment
                                     endmodule
endmodule
                                                                           79
```

Blocking vs. Non-Blocking (4/10)

```
module test_n(a, b, c, d, t1, t2, out);
module test_n(a, b, c, d, t1, t2, out);
                                          input a, b, c, d;
input a, b, c, d;
                                          output out, t1, t2;
output out, t1, t2;
                                          reg t1, t2, out;
reg t1, t2, out;
                                          always @(a or b or c or d)
always @(a or b or c or d)
                                          begin
begin
                                                    t1 <= a&b; Combinational
         t1 = a&b; Combinational
                                                    t2 \le c \mid d;
         t2 = c | d;
                                                                       circuit
                          circuit
                                                    out <= t1 & t2;
         out = t1 \& t2;
                                          end
end
                                          endmodule
endmodule
                                  Automatic
                                  optimization (DC)
                      > t1
           GTECH_AND2
                                                                       GTECH_AND2
                        > OU c
                                                                                  out
                                                  Out.
    TECH_OR 2
                                                                                    80
```

Blocking vs. Non-Blocking (5/10)

Blocking assignment

```
module test_n(clk, a, b, c, out);
input clk, a, b, c;
output out;
reg t1, t2;
reg out;
always @(posedge clk)
begin

t1 = a&b;
t2 = t1&c;
```

out = t1 & t2;


end endmodule

After optimization, one AND is removed

Non-blocking assignment

```
module test_n(clk, a, b, c, out);
input clk, a, b, c; output out;
reg t1, t2; reg out;
always @(posedge clk)
begin
t1 <= a&b;
t2 <= t1&c;
1 // old t1 is used
out <= t1 & t2;
end
are used
endmodule
```

Three flip-flops are inferred




Blocking vs. Non-Blocking (6/10)

Blocking assignment

```
module test_n(clk, a, b, c, out);
input clk, a, b, c;
output out;
reg t1, t2;
reg out;
always @(posedge clk)
begin

t1 = a&b;
t2 = t1&c;
out = t1 & t2;
```

end endmodule



Blocking assignment t1,t2 are output

```
module test_n(clk, a, b, c, t1, t2, out); input clk, a, b, c; output out, t1, t2; reg t1, t2; reg out;
```


always @(posedge clk)

begin

$$t1 = a\&b$$
 1

end are used

endmodule



Blocking vs. Non-Blocking (7/10)

Blocking assignment


data clk regb

Non-blocking assignment

```
module rtl(clk, data, regc, regd);
input data, clk;
output regc, regd;
reg regc, regd;

always @(posedge clk)
begin
regc <= data; 1
regd <= regc; 1 // old regc is used end
```

endmodule




Blocking vs. Non-Blocking (8/10)

Blocking assignment

Blocking assignment

```
module rtl_1(clk, data, regb);
input data, clk;
output regb;
reg rega, regb;
Order
Dependence
always @(posedge clk)
begin
regb = rega; 1
rega = data; 2
end
endmodule
```



Blocking vs. Non-Blocking (9/10)

Blocking assignment

```
module rtl_1(clk, data, regb); input data, clk; output regb; reg rega, regb;
```

always @(posedge clk) begin


rega = data; 1

regb = rega;

end

endmodule

One flip-flop is inferred



Blocking assignment

```
module rtl_1(clk, data, rega, regb);
input data, clk;
output rega, regb;
reg rega, regb;
Rega is
output port
```


always @(posedge clk) begin

rega = data; (1

end

endmodule

Two flip-flops are inferred



Blocking vs. Non-Blocking (10/10)

```
module latch_if2(en, A, B, C, out);
                                        B
A
   input en, A, B, C;
                                                                        ---⊳ out
   output out;
                                        en
   reg K, out;
                                                 One latch is inferred
   always @(en or A or B or C)
                                               module latch_if3(en,A,B,C,out);
   if(en)
                                                input en, A, B, C;
   begin
                                                output out;
                          Nonblocking is
        K \le !(A\&B);
                                                reg K, out;
                          used
        out \leq !(K|C);
   end
                                                always @(en or A or B or C)
endmodule
                                                if(en)
                                                begin
                  Two latches are inferred
                                                  K = !(A\&B);
                                                                  Blocking is
                                                                  used
                                                  out =!(K|C);
                                                end
                                        -⊳ out
                                               endmodule
                                                                             86
```

Registers

```
module DFF_MAL(Clk, enable,
D, Q);
                             enable
           Clk, enable;
input
input [3:0]
               D;
output [3:0] Q;
reg [3:0] Q;
always @(posedge Clk)
                                          Clk
begin
 if (enable)
   Q = D;
                            4-bit register = 4 flip-flops
end
endmodule
```


Shift Registers

- Shift registers perform left or right shift operation.
- Parallel/serial format conversion:
 - SISO (serial in serial out)
 - SIPO (serial in parallel out)
 - PISO (parallel in serial out)
 - PIPO (parallel in parallel out)

Combinational Shifter (1/2)

```
module SHIFTER (Sel, A,Y);
input [1:0]Sel;
input [5:0]A;
output [5:0]Y;
reg [5:0]Y;
always@(Sel or A)
begin
 case(Sel)
       0: Y=A;
        1: Y=A<<1;
       2: Y=A>>1;
  default: Y=6'b0;
 endcase
end
endmodule
```

Sel	Operation	Function	
0	Y←A	no shift	
1	Y← shl A	shift left	
2	Y← shr A	shift right	
3	Y← 0	zero	
		outputs	



Combinational Shifter (2/2)

```
module SHIFTER_SHIFTINOUT

(Sel,ShiftLeftIn,ShiftRightIn,A,ShiftLeftOut,ShiftRightOut,Y);

input [1:0]Sel;

input ShiftLeftIn, ShiftRightIn;

input [5:0]A; output [5:0]Y;

output ShiftLeftOut,ShiftRightOut;

reg ShiftLeftOut,ShiftRightOut;

reg [5:0]Y; reg [7:0]A_Wide, Y_Wide;

case(Sel)
```


Sel	Operation	Function
0	Y←A ShiftLeftOut←0	no shift
	ShiftRightOut←0	
1	Y← shl A ShiftLeftOut←A[5]	shift left
	ShiftRightOut ← 0	
2	Y← shr A ShiftLeftOut←0	shift right
	ShiftRightOut←A[0]	
3	Y← 0 ShiftLeftOut←0	zero
	ShiftRightOut ← 0	outputs

```
always@(Sel or ShiftLeftIn or
ShiftRightIn or A)
begin
   A Wide={ShiftLeftIn,A,ShiftRightIn};
   case(Sel)
        0: Y Wide = A Wide:
        1: Y Wide = A Wide << 1;
        2: Y Wide = A Wide>>1;
        3: Y Wide = 8'b0:
   endcase
     ShiftLeftOut = Y Wide[7];
     Y = Y_Wide[6:1];
     ShiftRightOut = Y_Wide[0];
end
endmodule
```

SISO Shifter (1/4)

```
-module SISO_SR(clk, Clear, SI, SO);
        clk, Clear, SI;
input
                                        sequential shifter
output SO;
     [3:0] Reg4;
reg
                                     serial in serial out
always @(posedge clk or posedge Clear)
 begin
   if (Clear)
    Reg4 = 4'b0;
   else begin
                                      Reg4[0]
                                                      Reg4[2]
                                              Reg4[1]
                                                              Reg4[3]
    Reg4[3] = Reg4[2];
                            SI
    Reg4[2] = Reg4[1];
                                                                    SO
                                                     D Q
                                     D
                                             D
                                               O
                                                             D Q
    Reg4[1] = Reg4[0];
                             clk
    Reg4[0] = SI;
                           Clear
       end
 end
                                  Data appear on SO after 4 clocks
  assign SO = Reg4[3];
endmodule
```

SISO Shifter (2/4)



Data appear on SO after 4 clocks

SISO Shifter (3/4)


```
module SISO SR(clk, Clear, SI, SO);
                                        Using if & for
input clk, Clear, SI;
output SO;
    [3:0] Reg4;
reg
always @(posedge clk or posedge Clear)
 begin: for Local
  integer i;
                                   \frac{1}{1} Reg4[3] = Reg4[2]; \frac{1}{1}
  if (Clear)
                                   Reg4[2] = Reg4[1]; ¦
   Reg4 = 4'b0;
  else begin
                                   ! Reg4[1] = Reg4[0]; !
  for (i = 3; i >= 1; i = i - 1)
                                     Reg4[0] = SI;
   Reg4[i] = Reg4[i-1];
   Reg4[0] = SI;
       end
 end
 assign SO = Reg4[3];
endmodule
```


SISO Shifter (4/4)

```
module SISO_SR (clk, Clear, SI, SO);
input clk, Clear, SI;
output SO;
       [3:0] Reg4;
reg
always @(posedge clk or posedge Clear)
 begin
  if (Clear)
   Reg4 = 4'b0;
  else begin
   Reg4=Reg4<<1;
                         Using <<
   Reg4[0] = SI;
      end
 end
 assign SO = Reg4[3];
endmodule
```

```
module SIPO__SR(clk, Clear, SI, Data_Out);
     clk, Clear, SI;
input
output [3:0] Data_Out;
                                     SIPO Shifter (1/2)
    [3:0] Data_Out;
reg
always @(posedge clk or posedge Clear)
                                   Serial in parallel out
 begin
  if (Clear)
   Data Out = 4'b0;
  else
  begin
   Data Out = Data Out << 1;
   Data_Out[0] = SI;
  end
                  Data Out[3]
 end
                  Data Out[2]
endmodule
                  Data Out[1]
                  Data Out[0]
              SI
                            Q
                                    D
                                        Q
                                                D
                                                   Q
                                                           D
                         CK
                                     CK
                                                 CK
                                                            CK
              clk
             Clear
                                                                  104
```

Data_Out has 4 bits SIPO Shifter (2/2)






PISO (1/2)


parallel in serial out

```
module PISO SR (clk, Clear, Load, Data In, SO);
          clk, Clear, Load;
input
                                      if (Clear)
input
      [3:0] Data In;
                                         Reg4 = 4'b0;
output
           SO:
                                                                 parallel in serial out
                                        else
          SO;
reg
      [3:0] Reg4;
                                         if(Load)
reg
                                          Reg4 = Data In;
 always @(posedge clk)
                                         else begin
 begin: for Local
                                               SO = Reg4[3];
integer i;
                                               for (i = 3; i >= 1; i = i - 1)
                                                 Reg4[i] = Reg4[i-1];
             Use for loop to generate
                                               Reg4[0] = 0;
             multiple statements
                                              end
                                        end
                                       endmodule
```

PISO (2/2)



If Load=1, Data_In=13



PIPO

```
module PIPO__SR (clk, Clear, Load, Data_In, Data_Out);
input clk, Clear, Load;
input [3:0] Data_In; output [3:0] Data_Out;
reg [3:0] Data Out;
                                 parallel in parallel out
 always @(posedge clk)
                    🖶 wave - default
 begin
                    <u> Eile Edit View Insert Format Tools Window</u>
  if (Clear)
                    Data_Out = 4'b0;
  else
  begin
                       /tb/m/Data In
                       /tb/m/Data_Out
   if(Load)
    Data Out = Data In;
                                    Bad load !! Be Careful
  end
 end
                        Data_In must be ready before posedge
                                                                    108
endmodule
```

Counter


Synchronous/Asynchronous Counter

Synchronous counter:

All flip-flops in a synchronous counter receive the same clock pulse and so change state simultaneously.


Asynchronous (Ripple) counter:

Flip-flops transitions ripple through from one flip-flop to the next in sequence until all flip-flops reach a new stable value (state). Each single flip-flop stage divides the frequency of its input signal by two.




Counter Implementation

Synchronous counter



Asynchronous counter




Synchronous Counter(1/6)

```
Additional signal: Reset
module Counter1(Reset, Enable, clk, Out);
                                                     and Enable
         Reset, Enable, clk;
input
output [2:0] Out;
                                   if(Enable == 1'b1)
      [2:0] Out;
reg
                                     begin
                                                               What happens
                                        if(Out == 3'd7)
 always @(posedge clk)
                                                               if Out== 3'd5 ??
 begin
                                           Out = 3'b0;
  if(Reset)
                                        else
  begin
                                           Out = Out + 1'b1;
   Out = 3'b0;
                                     end
  end
  else
                                    end
                                   endmodule
                                                                           Out
```

Reset=1 Out=000 Reset=0, Enable==1, Out=0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 5 \rightarrow 6 \rightarrow 7 \rightarrow 0 \rightarrow 1 \rightarrow

Synchronous Counter(2/6)





count up.

Synchronous Counter (3/6)

```
module Counter2 (clk, Reset, Load, Enable, Data_In, Out);
            clk, Reset, Load, Enable;
input
input [7:0] Data In;
output [7:0] Out;
                                        Additional signals: Reset, Load
      [7:0] Out;
reg
                                        and Enable
 always @ (posedge clk)
                            Reset=1
                                                   Out=00000000
 begin
  if (Reset)
                            Reset=0, Load=1, Out=Data In
    Out = 0;
                            Reset=0, Load=0, Enable=1
  else
                                   Out=x \rightarrow x+1 \rightarrow .... \rightarrow 255 \rightarrow 0
     if (Load)
                                                 \rightarrow 1 \rightarrow \dots \rightarrow 255 \rightarrow 0 \rightarrow \dots
        Out = Data In;
                           Out(old)
     else
        if (Enable)
         Out = Out + 1;
                                      Enable
end
                                               Load
                                                                              117
endmodule
```

Synchronous Counter(4/6)





When Reset =0, Load=0, Enable=1, the counter will begin to count up.


Synchronous Counter(5/6)

Up_Down to determine "count up" or "count down"

```
module Counter6 (clk, Reset, Load, Enable, Up Down, Data In,
  Out);
         clk, Reset, Load, Enable, Up Down;
input
input [7:0] Data In;
output [7:0] Out;
                               if (Up Down)
reg [7:0] Out;
                                      Out = Out + 1;
                                     else
 always @ (posedge clk)
                                      Out = Out - 1;
 begin
                                    end
  if (Reset)
   Out = 0;
                                 end
                               endmodule
  else
   if (Load)
    Out = Data In;
   else
                                   If down-by-two
    if (Enable)
    begin
                                   Out=Out-2;
```

Synchronous Counter(6/6)

Up_down=1 => increase, Up_down=0 => decrease





Asynchronous Counter(1/0)-FreqMod2

```
module FreqMod2 (Reset, clk_In, clk_Mod2_Out); input Reset, clk_In; output clk_Mod2_Out; reg clk_Mod2_Out; wire Not_clk_Mod2_Out;

assign Not_clk_Mod2_Out = !clk_Mod2_Out; always @(posedge Reset or posedge clk_In) begin if (Reset) clk_Mod2_Out = 0; else clk_Mod2_Out = Not_clk_Mod2_Out; end endmodule
```

Each single flip-flop stage divides the frequency of its input signal by two.






Asynchronous Counter(2/8)-countdown

```
Divide by 16 clock divider using an
                                               always@(posedge div4 or
                                                  negedge reset)
asynchronous (ripple) counter
                                                       if(!reset)
→ frequency divider
                                                               div8=0;
                    Count-down counter
                                                       else
                                                               div8=!div8;
module CNT_ASYNC_CLK_DIV16(clk,reset,Y);
                                               always@(posedge div8 or
   input clk,reset; output Y;
                                                  negedge reset)
   reg div2, div4, div8, div16, Y;
                                                       if(!reset)
   always@(posedge clk or negedge reset)
                                                               div16=0;
        if(!reset)
                                                       else
                div2=0;
                                                               div16=!div16;
        else
                                               always@(posedge clk or
                div2=!div2;
                                                  negedge reset)
   always@(posedge div2 or negedge reset)
                                                       if(!reset)
        if(!reset)
                                                               Y=0:
                div4=0:
                                                       else
        else
                                                               Y=div16:
                div4=!div4:
                                               endmodule
                                                                         123
```


Asynchronous Counter(3/8)-countdown



Asynchronous Counter(4/8)-count-up

```
always@(posedge div4_b or
  Add div2 b, div4 b, div8 b
                                             negedge reset)
  Count-up counter
                                                 if(!reset)
module DIV16(clk,reset,Y);
                                                         div8=0;
input clk,reset; output Y;
                                                         div8=!div8;
                                                 else
reg div2, div4, div8, div16, Y;
                                                assign div8 b=!div8;
                                            always@(posedge div8_b or
always@(posedge clk or negedge reset)
                                             negedge reset)
     if(!reset)
                                                 if(!reset)
             div2=0;
                                                         div16=0;
     else
                                                 else
             div2=!div2;
                                                         div16=!div16;
 assign div2_b=!div2;
                                           always@(posedge clk or
always@(posedge div2_b or negedge reset)
                                              negedge reset)
                                                 if(!reset)
     if(!reset)
             div4=0;
                                                         Y=0:
     else
                                                 else
             div4=!div4;
                                                         Y=div16;
 assign div4 b=!div4;
                                           endmodule
                                                                      125
```

Asynchronous Counter(5/8)-count-up




Asynchronous Counter(6/8)-div by 13

```
always@(posedge div2 or negedge
  Divide by 13 clock divider using an
                                                      reset or posedge clear)
  asynchronous (ripple) counter
                                                if(!reset)
                                                         div4=0:
                                                else if(clear)
module CNT ASYNC CLK DIV13(clk,reset,Y);
                                                         div4=0:
   input clk,reset; output Y;
                                                else
   reg div2,div4,div8,div16,Y;
                                                         div4=!div4:
   wire div2_b,div4_b,div8_b,div16_b,clear;
                                              assign div4 b =!div4;
always@(posedge clk or negedge reset
     or posedge clear)
                                             always@(posedge div4 or negedge
        if(!reset)
                                                      reset or posedge clear)
                 div2=0;
                                                if(!reset)
        else if(clear)
                                                         div8=0:
                 div2=0;
                                                else if(clear)
        else
                                                         div8=0:
                 div2=!div2:
                                                else
                                                         div8=!div8:
   assign div2 b=!div2;
                                              assign div8_b=!div8; ....
```


Asynchronous Counter(7/8)-div by 13

```
always@(div16_b or div8_b
always@(posedge clk or negedge reset)
                                                     or div4 b or div2 b)
 if(!reset)
                                                  begin
  Y=0;
                                                  if(({div16 b, div8 b,
 else if(\{div16\_b,div8\_b,div4\_b,div2\_b\}==11)
                                                     div4 b , div2_b}==12))
  Y=1;
                                                  clear=1;
 else
                                                  else
   Y=0;
                                                  clear=0;
 end
                                                  end
```



Asynchronous Counter(8/8)


Divide by 16




Loop Problem (1/2)

assign a=a+c;

always @(posedge clk) a=a+c;





Error!

Good!


Why?

Loop Problem (2/2)

```
module adder1(c,a);
  input c;
  output a;
  assign a=a+c;
endmodule
```

Error!

```
module adder2(c,b,a);
input c,b;
output a; reg a;
always@(a or c or b)
begin
a=b;
a=a+c;
end
endmodule
```



OK!

Example of blocking and for (1/3)

Generate 4 registers using nonblocking assignment

```
PA[3]<=PA[2];PA[2]<=PA[1];PA[1]<=PA[0];
module test3(Clock, Data, YA, YB);
                                     PA[0]<=Data; YA[0]<=PA[0]; YA[1]<=PA[1];
input Clock, Data;
                                      YA[2]<=PA[2]; YA[3]<=PA[3];
output [3:0] YA;
reg [3:0] YA; reg [3:0] PA;
                                      PA[0]
                                                PA[1]
                                                         PA[2]
                                                                  PAI
integer N;
                                                                       YA[3]
                       DATA -
                      CLOCK CLOCK
 always @(posedge Clock)
 begin
                                                                       YA[2]
  for(N=3; N>=1; N=N-1)
   PA[N] \leftarrow PA[N-1];
 PA[0] <= Data;
                                                                        YA[1]
 YA <= PA;
 end
endmodule
                                                                        YA[0]
```

Example of blocking and for (2/3)

Generate 1 registers

```
module test1(Clock, Data, YA, YB);
input Clock, Data;
                          PA[1]=PA[0];
output [3:0] YA;
                          PA[2]=PA[1];
reg [3:0] YA, PA;
                          PA[3]=PA[2];
integer N;
                          PA[0]=Data;
 always@(posedge Clock)
                                              PA[0]
 begin
                                DATA D
  for( N=1 ; N<=3 ; N=N+1)
                               CLOCK CLOCK
   PA[N] = PA[N-1];
                          YA[0]=PA[0]
   PA[0] = Data;
                          YA[1]=PA[1]
   YA = PA;
                          YA[2]=PA[2]
 end
                          YA[3]=PA[3]
endmodule
```

Example of blocking and for (3/3)

Using blocking assignment

```
PA[2]
                                                        PA[1]
                                                 PA[0]
module test2(Clock, Data, YA, YB);
                                     DATA -
                                    CLOCK ▶
input Clock, Data;
output [3:0] YA;
                             PA[3]=PA[2];
reg [3:0] YA, PA;
                             PA[2]=PA[1];
integer N;
                            PA[1]=PA[0];
 always@(posedge Clock)
 begin
                            PA[0]=Data;
   for(N=3; N>=1; N=N-1)
    PA[N] = PA[N-1];
                            YA[0]=PA[0]
PA[0] = Data;
                            YA[1]=PA[1]
YA = PA;
                             YA[2]=PA[2]
 end
                             YA[3]=PA[3]
endmodule
```

Backup slides