

Cmod A7-35T RISC-V MCU

Datasheet & Reference Manual

MicroBlaze-V soft MCU on the Digilent Cmod A7-35T — peripherals, pins, power, and boot guides

Platform	Xilinx Artix-7 (xc7a35tcpg236-1) — Cmod A7-35T
Processor	MicroBlaze RISC-V
System Clock	100 MHz (12 MHz on-board oscillator × PLL)
Toolchain	Vivado & Vitis 2025.2

Document DS-CMOD7-0001 · Revision A · July 2026

Table of Contents

1	Device Overview	4
1.1	Introduction	4
1.2	Features	4
1.3	System Block Diagram	4
1.4	Reference Documents	4
2	System Architecture	6
2.1	MicroBlaze RISC-V Core	6
2.2	Local Memory (ITCM / DTCM / Bootloader)	6
2.3	External SRAM (Cellular RAM)	6
2.4	QSPI Flash	6
2.5	Bus Architecture	7
2.6	Interrupt Controller	7
2.7	Clocking	7
2.8	Reset	7
2.9	Debug Module	8
2.10	Complete Address Map	8
3	Pinout	9
3.1	DIP Connector Overview	9
3.2	Pin Map — Left Side (Pin 1–24)	10
3.3	Pin Map — Right Side (Pin 25–48)	10
3.4	On-Board I/O (No DIP Pin Exposure)	11
4	Peripherals	12
4.1	GPIO	12
4.1.1	On-Board GPIO	12
4.1.2	DIP Connector GPIO (4 Groups × 7-bit)	12
4.1.3	External Interrupt Inputs (INT_0_3)	12
4.2	Timers and PWM	12
4.2.1	System Timers	12
4.2.2	PWM Outputs	12
4.3	UART	13
4.3.1	USB UART (uart_USB)	13
4.3.2	External UART (uart_1)	13
4.4	I2C Controller	13
4.5	SPI Master	13
4.6	Analog-to-Digital Converter (XADC)	13
4.6.1	Analog Input Circuit	14
5	Electrical Characteristics and Power	15
5.1	Electrical Characteristics	15
5.2	Power Architecture	15
5.3	Power Input Options	15
5.4	Output Power Rails	15
5.4.1	Power-Up Sequence	16
5.5	VU Pin Behavior	16
5.6	Dual Power Source (USB + External)	16
5.7	Quick Reference for External Power Design	16
6	Boot and Deployment	17
6.1	Boot Modes: JTAG vs Standalone	17
6.2	How Standalone Boot Works	17
6.3	Prerequisites for Standalone Upload	17
6.4	Build Your Application	17
6.5	Upload	18
6.6	Boot and Verify	18
6.7	One-Time Board Setup (Instructor)	18
6.8	How the Deployment Image Is Made (Instructor Reference)	18
6.9	Troubleshooting	18
7	Software Development with Vitis	19
7.1	Core Concepts	19
7.1.1	XSA (Xilinx Support Archive)	19
7.1.2	Platform	19
7.1.3	Application	19
7.1.4	XSDB (Xilinx System Debugger)	19
7.1.5	System Debugger (GUI)	19

7.2	Typical Workflow	20
7.3	JTAG Debug Walkthrough	20
7.3.1	Prerequisites	20
7.3.2	Open Vitis Workspace	20
7.3.3	Create a Platform	20
7.3.4	Create an Application	23
7.3.5	Write Application Code	25
7.3.6	Configure the Linker Script	27
7.3.7	Configure Platform BSP	28
7.3.8	Build	29
7.3.9	Run and Debug over JTAG	30
7.3.10	Advanced Inspection Tools	31

1 Device Overview

1.1 Introduction

The Cmod A7-35T RISC-V MCU is a soft microcontroller implemented on the Artix-7 FPGA of the Digilent Cmod A7-35T module. To the programmer it behaves like a commercial flash-based MCU: firmware is stored in the on-board QSPI flash, boots automatically in under a second at power-on, and is programmed over a single USB cable with `tools/upload.py` — no FPGA toolchain required. The full AMD Vitis/JTAG development flow remains available on the same board, with no jumpers or mode switching.

The system is built around a MicroBlaze-V (RISC-V) processor with a three-level memory hierarchy — tightly-coupled BRAM (ITCM/DTCM), cached external SRAM, and QSPI flash storage — and a class-based AXI peripheral address map designed to be read at a glance.

1.2 Features

- **CPU** — 32-bit RISC-V (RV32IM + bit-manipulation) at 100 MHz; 16 KB I-cache + 16 KB D-cache (write-through, 32-byte lines)
- **Memory** — 128 KB block RAM (32 KB bootloader + 32 KB ITCM + 64 KB DTCM, single-cycle); 512 KB SRAM for application code and data (cached); 4 MB QSPI flash (bitstream + application storage)
- **GPIO** — 28 bidirectional pins in four 7-bit groups, plus 4 dedicated external interrupt inputs
- **Timers** — 3 × 32-bit general-purpose timers with interrupts; 3 dedicated PWM output channels
- **Communication** — 2 × 16550 UART (USB + DIP header); I2C master (100 kHz, 50 ns glitch filter); SPI master (6.25 MHz, 2 slave selects)
- **Analog** — 2 external ADC inputs (12-bit XADC, 0–3.3 V range) plus on-die temperature and supply monitors
- **I/O** — 48-pin DIP form factor, 3.3 V LVCMOS (not 5 V tolerant)
- **Boot** — standalone boot from flash (< 1 s) with UART bootloader self-programming, or JTAG load/debug from Vitis; both coexist without reconfiguration
- **Debug** — JTAG breakpoints, single-step, register and memory inspection

1.3 System Block Diagram




Figure 1: System Architecture

1.4 Reference Documents

- Digilent *Cmod A7 Reference Manual* — board schematics, connectors, and the power tree

- AMD/Xilinx *DS181, Artix-7 FPGAs Data Sheet* — absolute maximum ratings and DC/AC characteristics behind Chapter 5
- AMD/Xilinx LogiCORE IP product guides (PG series) — full register maps for the AXI peripherals (e.g. PG153 for the Quad SPI controller)
- The per-topic markdown under `docs/` in the course repository — the single source this datasheet is built from

2 System Architecture

2.1 MicroBlaze RISC-V Core

Item	Value
Architecture	32-bit RISC-V — RV32IM + bit-manipulation (hardware multiply/divide)
Clock	100 MHz
Buses	LMB to local BRAM (1-cycle) · AXI to peripherals and external memory
Cache	16 KB I-Cache + 16 KB D-Cache, write-through, 32 B lines — covers exactly the 512 KB SRAM (0x6000_0000–0x6007_FFFF)
Debug	JTAG: breakpoints, register inspection, memory read/write

Description: The main processor core. Executes user firmware and reaches every peripheral through the AXI interconnect. Only the SRAM range is cached — BRAM is already single-cycle, and peripheral registers must never be cached.

2.2 Local Memory (ITCM / DTCM / Bootloader)

Item	Value
Address	0x0000_0000 – 0x0001_FFFF (128 KB)
Access	1 cycle, dual-port — instruction and data sides read simultaneously
Layout	32 KB bootloader + 32 KB ITCM + 64 KB DTCM

Description: Instruction and data local memory implemented with FPGA Block RAM — functionally this MCU's tightly-coupled memory (TCM): the ILMB/DLMB ports play the same role as ITCM/DTCM on other MCU cores (e.g. Cortex-M7), giving 1-cycle access outside the cache path. Layout: 0x0000–0x7FFF (32 KB) holds the UART bootloader (restored from flash at every configuration); 0x8000–0xFFFF (32 KB) is the application's ITCM for interrupt handlers and timing-critical code (ITCM_FUNC, copied out of the SRAM image by `tcm_init()` at startup); 0x10000–0x1FFFF (64 KB) is the DTCM, holding the stack (top-down from 0x20000) and DTCM_DATA fast data.

2.3 External SRAM (Cellular RAM)

Item	Value
Base Address	0x6000_0000
Size	512 KB — 0x6000_0000 – 0x6007_FFFF, an exact physical fit
Memory	On-board asynchronous SRAM (Cellular RAM)
Cache	Fully covered by the I-Cache and D-Cache

Description: External memory controller for the on-board 512 KB SRAM — the main application memory: standalone boot copies the program here and executes it. Raw access latency is higher than Block RAM, but with both caches covering this range, hot code and data run near BRAM speed.

2.4 QSPI Flash

Item	Value
Base Address	0x4050_0000
Flash Device	On-board 4 MB QSPI NOR flash (Macronix; Micron on older boards)
Mode	CPU-programmable register mode — flash contents are not memory-mapped
FIFO	256 B TX/RX — one full flash page (256 B) per transfer

Description: Controls the on-board Quad-SPI NOR Flash. The full register set (control, status, TX/RX FIFO, slave select) is exposed at 0x4050_0000, so the CPU can issue any SPI command — read (0x0B), Write Enable (0x06), Sector/Block Erase (0x20/0x08), Page Program (0x02), status poll (0x05). This is what allows the UART bootloader to program application images into flash at runtime (workspace-example/bootloader/src/bootloader.c is a complete worked example, and the Vitis xSpi driver wraps the register protocol).

Flash contents are **not memory-mapped**: there is no XIP window, and code cannot execute from flash directly. The standalone-boot design instead copies the application from flash into SRAM at power-on (see Section 6.2).

Design note: a read-only memory-mapped XIP window and CPU-programmable register mode are mutually exclusive in this controller. This project chooses register mode: self-programming (Arduino-style `upload.py` workflow) was judged more valuable for the course than execute-in-place, and the 512 KB SRAM + I-cache serves execution instead.

2.5 Bus Architecture




Figure 2: Bus & Cache Topology

Description: AXI crossbar that fans the processor's data port out to all peripheral endpoints. Routing is pure address decoding — the diagram above shows which path each address range takes (a second, smaller interconnect merges the cache and debug masters in front of the SRAM controller).

2.6 Interrupt Controller

Item	Value
Base Address	0x4040_0000
Interrupt Sources	8

Interrupt Mapping:

Channel	Source	Description
In0	timer_0	System timer 0 interrupt
In1	timer_1	System timer 1 interrupt
In2	timer_2	System timer 2 interrupt
In3	uart_1	External UART interrupt
In4	uart_USB	USB UART interrupt
In5	INT_0_3	External GPIO interrupt (4-bit)
In6	i2c_0	I2C controller interrupt
In7	spi_0	External SPI master interrupt

2.7 Clocking

Description: Multiplies the 12 MHz on-board oscillator up to the 100 MHz system clock with an MMCM/PLL. Its locked signal indicates clock stability and gates the release of system reset.

2.8 Reset

Description: Generates synchronized reset signals for the CPU, bus fabric and peripherals, releasing them only after the clock is stable. External reset source: the on-board push button (active-low).

2.9 Debug Module

Description: MicroBlaze Debug Module providing JTAG debug access for breakpoints, register inspection, and memory read/write. It can also trigger a system reset from the debugger (used by xsdb / Vitis debug sessions).

2.10 Complete Address Map


Peripheral addresses follow a class-based convention — **0x40[C]x_xxxx**, where **c** is the peripheral class (1 MB per class, 64 KB per instance). Reading an address immediately tells you what kind of device it is: class 0 = GPIO, 1 = Timer, 2 = PWM, 3 = UART, 4 = INTC, 5 = QSPI control, 6 = XADC, 7 = I2C, 8 = SPI.

Base Address	Range	Peripheral	Type	Category
0x0000_0000	128K / 128K	Local Memory (BRAM)	BRAM	Memory
0x4000_0000	64K	board_led_2bits	axi_gpio	GPIO
0x4001_0000	64K	board_button	axi_gpio	GPIO
0x4002_0000	64K	board_rgb	axi_gpio	GPIO
0x4003_0000	64K	gpio_A_0_6	axi_gpio	GPIO
0x4004_0000	64K	gpio_B_0_6	axi_gpio	GPIO
0x4005_0000	64K	gpio_C_0_6	axi_gpio	GPIO
0x4006_0000	64K	gpio_D_0_6	axi_gpio	GPIO
0x4007_0000	64K	INT_0_3	axi_gpio	Interrupt
0x4010_0000	64K	timer_0	axi_timer	Timer
0x4011_0000	64K	timer_1	axi_timer	Timer
0x4012_0000	64K	timer_2	axi_timer	Timer
0x4020_0000	64K	PWM_0	axi_timer	PWM
0x4021_0000	64K	PWM_1	axi_timer	PWM
0x4022_0000	64K	PWM_2	axi_timer	PWM
0x4030_0000	64K	uart_USB	axi_uart16550	Communication
0x4031_0000	64K	uart_1	axi_uart16550	Communication
0x4040_0000	64K	axi_intc	axi_intc	System
0x4050_0000	64K	axi_quad_spi_0 (QSPI flash controller)	axi_quad_spi	Memory
0x4060_0000	64K	xadc_wiz_0	xadc_wiz	ADC
0x4070_0000	64K	i2c_0 (DIP 13/14)	axi_iic	Communication
0x4080_0000	64K	spi_0 (external master, DIP 35–39)	axi_quad_spi	Communication
0x6000_0000	512K	axi_emc_0 (exact physical fit, I/D-cached)	axi_emc	Memory

3 Pinout

3.1 DIP Connector Overview

The Cmod A7-35T has a 48-pin DIP connector (J1). All digital I/O pins operate at **LVC MOS33** (3.3 V logic level) with **no series resistors**.



top view · 48-pin DIP · LVC MOS33 (pins 15/16 analog via divider)

Figure 3: Cmod A7-35T DIP pinout (top view)

Category	Count
GPIO (4 groups × 7-bit)	28
External Interrupts	4
PWM Outputs	3
UART 1 (TX + RX)	2
I2C (SCL + SDA)	2
SPI (SCLK/MOSI/MISO/SS×2)	5
Analog Inputs (XADC)	2
Power (VU + GND)	2
Total	48

Peripheral registers and base addresses are listed in Section 2.10 and detailed in Section 4.

3.2 Pin Map — Left Side (Pin 1–24)

DIP Pin	Signal Name	FPGA Pin	Direction	Function
1	GPIO_A0	M3	I/O	General purpose GPIO, Group A bit 0
2	GPIO_A1	L3	I/O	General purpose GPIO, Group A bit 1
3	GPIO_A2	A16	I/O	General purpose GPIO, Group A bit 2
4	GPIO_A3	K3	I/O	General purpose GPIO, Group A bit 3
5	GPIO_A4	C15	I/O	General purpose GPIO, Group A bit 4
6	GPIO_A5	H1	I/O	General purpose GPIO, Group A bit 5
7	GPIO_A6	A15	I/O	General purpose GPIO, Group A bit 6
8	INTR_0	B15	Input	External interrupt input 0
9	INTR_1	A14	Input	External interrupt input 1
10	PWM_0	J3	Output	PWM output channel 0
11	UART_TX	J1	Output	UART 1 transmit
12	UART_RX	K2	Input	UART 1 receive
13	I2C_SCL	L1	I/O (open-drain)	I2C clock (external 4.7 kΩ pull-up recommended)
14	I2C_SDA	L2	I/O (open-drain)	I2C data (external 4.7 kΩ pull-up recommended)
15	ADC_0	G3 / G2	Analog	XADC VAUX4 (ain_p[15] / ain_n[15])
16	ADC_1	H2 / J2	Analog	XADC VAUX12 (ain_p[16] / ain_n[16])
17	GPIO_B0	M1	I/O	General purpose GPIO, Group B bit 0
18	GPIO_B1	N3	I/O	General purpose GPIO, Group B bit 1
19	GPIO_B2	P3	I/O	General purpose GPIO, Group B bit 2
20	GPIO_B3	M2	I/O	General purpose GPIO, Group B bit 3
21	GPIO_B4	N1	I/O	General purpose GPIO, Group B bit 4
22	GPIO_B5	N2	I/O	General purpose GPIO, Group B bit 5
23	GPIO_B6	P1	I/O	General purpose GPIO, Group B bit 6
24	VU	—	Power	Power input (ext) / Power output (USB)

3.3 Pin Map — Right Side (Pin 25–48)

DIP Pin	Signal Name	FPGA Pin	Direction	Function
25	GND	—	Power	Ground reference
26	GPIO_D6	R3	I/O	General purpose GPIO, Group D bit 6
27	GPIO_D5	T3	I/O	General purpose GPIO, Group D bit 5
28	GPIO_D4	R2	I/O	General purpose GPIO, Group D bit 4
29	GPIO_D3	T1	I/O	General purpose GPIO, Group D bit 3
30	GPIO_D2	T2	I/O	General purpose GPIO, Group D bit 2
31	GPIO_D1	U1	I/O	General purpose GPIO, Group D bit 1
32	GPIO_D0	W2	I/O	General purpose GPIO, Group D bit 0

DIP Pin	Signal Name	FPGA Pin	Direction	Function
33	INTR_3	V2	Input	External interrupt input 3
34	PWM_1	W3	Output	PWM output channel 1
35	SPI_SCLK	V3	Output	SPI clock, 6.25 MHz
36	SPI_MOSI	W5	Output	SPI master-out slave-in
37	SPI_MISO	V4	Input	SPI master-in slave-out
38	SPI_SS0	U4	Output	SPI slave select 0 (active low)
39	SPI_SS1	V5	Output	SPI slave select 1 (active low)
40	PWM_2	W4	Output	PWM output channel 2
41	INTR_2	U5	Input	External interrupt input 2
42	GPIO_C6	U2	I/O	General purpose GPIO, Group C bit 6
43	GPIO_C5	W6	I/O	General purpose GPIO, Group C bit 5
44	GPIO_C4	U3	I/O	General purpose GPIO, Group C bit 4
45	GPIO_C3	U7	I/O	General purpose GPIO, Group C bit 3
46	GPIO_C2	W7	I/O	General purpose GPIO, Group C bit 2
47	GPIO_C1	U8	I/O	General purpose GPIO, Group C bit 1
48	GPIO_C0	V8	I/O	General purpose GPIO, Group C bit 0

3.4 On-Board I/O (No DIP Pin Exposure)

Function	FPGA Pins
LEDs (2)	A17, C16
Push button	A18
RGB LED	B17, B16, C17

4 Peripherals

All peripheral registers are memory-mapped and reached through the AXI data port; base addresses follow the class-based scheme summarised in Section 2.10. Pin locations for every signal are listed in the pin maps of Section 3. The QSPI flash controller is described with the memory system in Section 2.4.

4.1 GPIO

All GPIO groups are memory-mapped ports with per-bit direction control: the TRI register sets each pin's direction, the DATA register reads/writes the pin. Vitis driver: `XGpio`.

4.1.1 On-Board GPIO

Instance	Base Address	Width	Direction	Connection	Description
board_led_2bits	0x4000_0000	2	Output	A17, C16	On-board LEDs × 2
board_button	0x4001_0000	1	Input	A18	On-board push button × 1
board_rgb	0x4002_0000	3	Output	B17, B16, C17	On-board RGB LED (R/G/B)

4.1.2 DIP Connector GPIO (4 Groups × 7-bit)

Instance	Base Address	Width	DIP Pins	Description
gpio_A_0_6	0x4003_0000	7	Pin 1–7	GPIO Group A, bidirectional I/O
gpio_B_0_6	0x4004_0000	7	Pin 17–23	GPIO Group B, bidirectional I/O
gpio_C_0_6	0x4005_0000	7	Pin 42–48	GPIO Group C, bidirectional I/O
gpio_D_0_6	0x4006_0000	7	Pin 26–32	GPIO Group D, bidirectional I/O

Description: Each group is a 7-bit bidirectional port; every bit can be an input or an output independently.

4.1.3 External Interrupt Inputs (INT_0_3)

Item	Value
Base Address	0x4007_0000
Width	4-bit, input-only
DIP Pins	Pin 8 (INTR_0), Pin 9 (INTR_1), Pin 41 (INTR_2), Pin 33 (INTR_3)
Interrupt	INTC In5

Description: Four external interrupt inputs grouped into a single GPIO instance with interrupt generation enabled — a change on any of the four pins can raise INTC In5.

4.2 Timers and PWM

Six 32-bit AXI timer instances (Vitis driver: `XTmrCtr`) — three as general-purpose timers with interrupts, three with their outputs routed to pins as PWM channels.

4.2.1 System Timers

Instance	Base Address	Interrupt	Description
timer_0	0x4010_0000	INTC In0	General-purpose system timer
timer_1	0x4011_0000	INTC In1	General-purpose timer
timer_2	0x4012_0000	INTC In2	General-purpose timer

4.2.2 PWM Outputs

Instance	Base Address	Output Pin	DIP Pin	Description
PWM_0	0x4020_0000	J3	Pin 10	PWM Channel 0
PWM_1	0x4021_0000	W3	Pin 34	PWM Channel 1
PWM_2	0x4022_0000	W4	Pin 40	PWM Channel 2

Description: Timer instances configured in PWM mode to generate square-wave outputs. Useful for LED dimming, motor speed control, buzzer tone generation, etc. Frequency and duty cycle are configured through the Timer Load Registers and the PWM enable bit.

4.3 UART

4.3.1 USB UART (uart_USB)

Item	Value
Base Address	0x4030_0000
TX / RX Pins	J18 / J17 — routed to the on-board Micro-USB connector
Interrupt	INTC In4

Description: 16550-compatible UART for host PC communication through the on-board Micro-USB connector. Baud rate is software-configured via the divisor latch: at 100 MHz system clock, divisor 54 (0x36) gives 115200 baud. Typically mapped as STDIN/STDOUT.

4.3.2 External UART (uart_1)

Item	Value
Base Address	0x4031_0000
TX / RX Pins	J1 (DIP 11) / K2 (DIP 12)
Interrupt	INTC In3

Description: Second 16550 UART exposed on the DIP connector for communication with external devices (e.g., sensor modules, Bluetooth modules).

4.4 I2C Controller

Item	Value
Base Address	0x4070_0000
SCL Frequency	100 kHz (standard mode)
Input Glitch Filter	50 ns on SCL and SDA — per the I2C tSP spike-suppression spec
SCL / SDA Pins	DIP Pin 13 (L1) / Pin 14 (L2)
Pull-ups	Weak FPGA internal pull-ups enabled; external 4.7 kΩ to 3.3 V recommended for real devices
Interrupt	INTC In6

Description: AXI IIC master for external I2C devices (sensors, EEPROMs, OLED displays). Open-drain signaling: any device may only pull the line low; the pull-up resistor returns it high. Devices are addressed by their 7-bit I2C address. Interrupt routing is listed in Section 2.6. Use the Vitis `xiic` driver.

4.5 SPI Master

Item	Value
Base Address	0x4080_0000
SCLK	6.25 MHz (100 MHz ÷ 16) — fixed in hardware, not software-configurable
Slave Selects	2 — two devices can share the bus
Pins	DIP 35 SCLK (V3) · 36 MOSI (W5) · 37 MISO (V4) · 38 SS0 (U4) · 39 SS1 (V5)
Interrupt	INTC In7

Description: SPI master for external devices (displays, ADCs, flash modules). Full-duplex push-pull signaling — no pull-ups needed; the active device is chosen by driving its SS line low. Use the Vitis `xspi` driver.

Note: This is a *second, independent* SPI controller — do not confuse it with `axi_quad_spi_0` (0x4050_0000), which is dedicated to the on-board QSPI boot flash. Firmware should select controllers by instance macro (`XPAR_SPI_0_BASEADDR` vs `XPAR_AXI_QUAD_SPI_0_BASEADDR`), never by generic `XPAR_XSPI_n_*` numbering.

4.6 Analog-to-Digital Converter (XADC)

Item	Value
Base Address	0x4060_0000
Resolution	12-bit
Conversion Rate	500 KSPS aggregate
Sequencer	Continuous scan over the 5 enabled channels

Enabled Channels:

Channel	Source	Description
VAUX4	DIP Pin 15 (G3/G2)	External analog input 0 (on-board divider: 0–3.3 V → 0–1 V)
VAUX12	DIP Pin 16 (H2/J2)	External analog input 1 (on-board divider: 0–3.3 V → 0–1 V)
Temperature	Internal	FPGA die temperature monitor
VCCINT	Internal	Core voltage monitor (1.0 V)
VCCAUX	Internal	Auxiliary voltage monitor (1.8 V)

Description: The Artix-7 built-in 12-bit ADC capable of measuring external analog signals and monitoring internal FPGA temperature and supply voltages. External input pins pass through an on-board resistive voltage divider (2.32 K Ω / 1 K Ω , ratio $\approx$ 0.301), accepting up to 3.3 V at the DIP pin.

Effective Per-Channel Sampling Rate: The sequencer continuously cycles through all 5 enabled channels (VAUX4, VAUX12, Temperature, VCCINT, VCCAUX). The aggregate conversion rate is 500 KSPS, giving each channel an effective rate of $500 \text{ K} \div 5 = 100 \text{ KSPS}$.


4.6.1 Analog Input Circuit

Figure 4: On-board voltage divider circuit for XADC analog inputs

The XADC expects an input range of 0–1 V. The board includes a resistive voltage divider (2.32 K Ω / 1 K Ω , all 1% precision) that scales the DIP pin voltage down to the FPGA's acceptable range. A 140 Ω series resistor and 1 nF capacitor are placed on the differential pair for filtering. The ADx_N path has an 845 Ω series resistor.

Parameter	Value
Max input voltage on DIP pin 15/16	3.3 V (relative to GND on pin 25)
Voltage at FPGA after divider	0–1 V
Divider ratio	$1 \text{ K}\Omega / (2.32 \text{ K}\Omega + 1 \text{ K}\Omega) \approx 0.301$
Resistor tolerance	1%

Note: Pins 15 and 16 are routed through on-board voltage dividers. If used as analog inputs, they must **not** be assigned as digital I/O in the constraints file. Do not exceed 3.3 V on these pins.

5 Electrical Characteristics and Power

5.1 Electrical Characteristics

Parameter	Value
I/O Standard	LVC MOS33 (3.3 V)
Series Resistance on DIP Pins	None
Max Input Voltage (digital I/O)	abs. max -0.4 V to $V_{CCO} + 0.55\text{ V} = \mathbf{3.85\text{ V}}$ (DS181); not 5 V tolerant
Analog Input Range (Pin 15, 16)	0–3.3 V (on-board divider scales to the XADC's 0–1 V; see Section 4.6.1)
Clock Source	12 MHz oscillator (FPGA pin L17), PLL → 100 MHz

- When a USB host is attached, the VU pin is driven to USB voltage (4.5–5.5 V). Any external power source on VU **must be disconnected first** before plugging in USB, or the external supply may be damaged.
- This is **especially dangerous with battery power sources**, as batteries cannot tolerate reverse current.
- The FPGA I/O pins on the DIP connector have **no series resistors**. The Artix-7 absolute maximum input rating is $V_{CCO} + 0.55\text{ V} = \mathbf{3.85\text{ V}}$ (and -0.4 V minimum, per DS181) — the pins are **not 5 V tolerant**; use a level shifter or divider for 5 V devices.

5.2 Power Architecture

The Cmod A7-35T uses a **Linear Technologies LTC3569** triple-output buck regulator (IC10) to generate all onboard supply voltages from a single input rail called **VU**.




Figure 5: Cmod A7 power supply tree

5.3 Power Input Options

The board can be powered from either of the following sources:

Source	Connector	Schematic Net	Min Voltage	Recommended	Max Voltage
USB	J3 (Micro-USB)	USB5V0	4.5 V	5.0 V	5.5 V
External Supply	J1 Pin 24 (DIP)	VU	3.32 V*	5.0 V	5.5 V

Note: * The minimum external voltage on VU depends on the current drawn from the VCC3V3 rail via the Pmod header:

- 0 mA drawn → minimum 3.32 V
- 100 mA drawn → minimum 3.38 V
- 250 mA drawn → minimum 3.48 V

GND reference is on **J1 Pin 25**.

5.4 Output Power Rails

All three rails are generated by the LTC3569 from the VU input.

Rail	Typical Voltage	Min / Max Voltage	Max Current	Powered Devices
VCC1V0	1.00 V	0.95 V / 1.05 V	1.2 A	FPGA Core, Block RAM
VCC1V8	1.80 V	1.71 V / 1.89 V	0.6 A	FPGA AUX, ADC, USB Core
VCC3V3	3.30 V	3.135 V / 3.465 V	0.6 A	SRAM, USB Controller, Pmod, LEDs, Buttons, FPGA User I/O

5.4.1 Power-Up Sequence

The LTC3569 enable pins are daisy-chained to enforce a sequential startup:

1. **VCC1V0** starts first (EN1 tied high)
2. **VCC1V8** starts after VCC1V0 is stable (EN2 driven by VCC1V0)
3. **VCC3V3** starts after VCC1V8 is stable (EN3 driven by VCC1V8)

The **PWRGD** (Power Good) output drives the Power On LED (LD5).

5.5 VU Pin Behavior

Condition	VU Pin Function
USB connected	VU is an output — driven by USB 5V through a Schottky diode (expect ~5 V with small drop)
USB not connected	VU is an input — accepts external power supply (3.32–5.5 V)

5.6 Dual Power Source (USB + External)

The on-board Schottky diode is located on the **USB side** (between USB VBUS and VU), not on the VU input pin. This means:

Scenario	Safe?	Notes
USB only	✓	Normal operation
External only (VU pin)	✓	Normal operation
Both connected, only one active	✓	The inactive source supplies no current, no conflict
Both connected and both supplying power	✗	Two voltage sources fight on the same VU node
Both connected and both active, with external Schottky added	✓	Higher-voltage source wins; lower is blocked

Key distinction: Physically connecting both cables is not the problem — the danger is having **both sources actively supplying voltage at the same time** without isolation.

If you need to have both connected simultaneously with both powered (e.g., USB for JTAG/UART while also on external supply), **add a Schottky diode in series with the external supply on the VU pin**. This creates a “diode-OR” circuit where whichever source has the higher voltage automatically takes over, and the other is safely blocked.

5.7 Quick Reference for External Power Design

Parameter	Value
Input Connector	J1 Pin 24 (VU) + Pin 25 (GND)
Recommended Input Voltage	5.0 V
Acceptable Input Range	3.32 – 5.5 V
Total Max Current (all rails)	~2.4 A (1.2 + 0.6 + 0.6)
Power Good Indicator	LD5 (LED)
Regulator IC	LTC3569
Protection Required for Dual Supply	Schottky diode in series with VU

6 Boot and Deployment

This chapter shows how to program your firmware into the board over a single USB cable — no JTAG, no Vivado, no Vitis needed. The application is stored in QSPI flash and runs automatically at every power-on, exactly like a commercial MCU.

6.1 Boot Modes: JTAG vs Standalone

Both modes coexist on the same board with no switching:

	JTAG (Vitis Run/Debug)	Standalone (upload.py)
Code goes to	RAM directly (volatile)	Flash (persistent)
After power-cycle	back to the flashed app	your app boots
Breakpoints / stepping	yes	no
Needs	Vivado/Vitis installed	Python + USB cable

Daily development loop: **edit** → **build** → **JTAG Run/Debug**; when it works, `upload.py` once to “ship” it. JTAG always has priority — it halts the CPU before the bootloader runs, so nothing in flash can interfere with a debug session.

6.2 How Standalone Boot Works

```

Power-on → FPGA configures itself from QSPI flash (<1 s, quad-SPI x4 @ 33 MHz)
          → Bootloader (in Block RAM, part of the bitstream) starts
          → Listens on UART for ~1 s:
              upload request? → receive app → write to flash → run
              silence?        → copy app from flash to SRAM → run

```

Memory roles:

Memory	Size	Role
QSPI flash	4 MB	bitstream (2.1 MB) + application slot @ 0x300000 (non-volatile)
SRAM @ 0x60000000	512 KB	where your application executes (code/data/heap, I/D-cached)
BRAM @ 0x00000000	128 KB	32 KB bootloader (untouchable) · 32 KB ITCM @ 0x8000 (your fast code) · 64 KB DTCM @ 0x10000 (stack + fast data)

Note: The bootloader is part of the bitstream, so it is restored from flash at every power-on — like a mask ROM, it cannot be bricked from software. Holding the on-board button while plugging in USB forces the board to stay in the bootloader.

6.3 Prerequisites for Standalone Upload

- A board that has been through the **one-time setup** (Section 6.7) — lab boards are usually pre-programmed
- Python 3 with `pyserial` (`pip install pyserial`)
- An application ELF built from the `SRAM_app_template` (Section 6.4)

6.4 Build Your Application

Start from `workspace-example/SRAM_app_template/` (copy `main.c` and `lscript.ld` into a Vitis application as in Section 7.3). The template's linker script places:

- `.text / .rodata / .data / .bss / heap` → **SRAM** (512 KB, cached)
- `stack` → top of **DTCM** (64 KB BRAM @ 0x10000; 1-cycle, never collides with the bootloader)
- functions tagged `ITCM_FUNC` → **ITCM** (32 KB BRAM @ 0x8000); variables tagged `DTCM_DATA` → **DTCM**

ITCM code ships inside the SRAM image and is copied out by `tcm_init()` at the top of `main()` (keep that call — it is the same startup-copy idiom an STM32H7 uses for its ITCM). Put interrupt handlers and timing-critical loops there: TCM never misses, so worst-case latency equals best-case.

Check the footprint after building: the image must fit in 512 KB, or the linker reports a region overflow.

Note: The same ELF works unchanged in **both** modes — Vitis **Run/Debug** over JTAG during development, `upload.py` for deployment. No rebuild, no reconfiguration.

6.5 Upload

```
python3 tools/upload.py build/<app>.elf      # write to flash, then run
python3 tools/upload.py build/<app>.elf --ram  # test run from RAM (flash untouched)
```

Power-cycle the board (or plug it in) when the script says it is syncing — the bootloader listens during its 1-second boot window. Typical upload takes a few seconds (chunked transfer with CRC32 verification, then sector-erase + page-program + read-back verify).

Useful flags: `--port /dev/ttyUSBx` if auto-detection picks the wrong port, `--entry` for raw .bin files.

6.6 Boot and Verify

- **Power-cycle** → the board boots your flashed app automatically. No PC needed.
- `xil_printf` output arrives on the same USB cable at **115200 baud** (the template sets this; the bootloader uses the same rate, so one terminal session covers both).
- Convention: light an LED first thing in `main()` so “configured, booted, and running” is visible at a glance.

Note: The reset button restarts the CPU into the **bootloader** (BRAM is intact), which reloads your app from flash — so reset ≈ power-cycle in this design. Modified .data globals are restored because the image is re-copied from flash each boot.

6.7 One-Time Board Setup (Instructor)

Program the deployment image `release/boot.mcs` (bitstream + bootloader) into the QSPI flash:

1. Open Vivado **Hardware Manager** > **Open Target** > **Auto Connect**.
2. Right-click `xc7a35t_0` > **Add Configuration Memory Device** — pick the part matching the IC3 marking: `mx25l3273f-spi-x1_x2_x4` (Macronix, verified) or `n25q32-3.3v-spi-x1_x2_x4` (Micron, older boards).
3. Right-click the memory device > **Program Configuration Memory Device**, select `release/boot.mcs`, keep **Erase / Program / Verify** checked, **OK**.
4. Power-cycle. LED0 lights (bootloader alive), then blinks slowly (no app yet).

Students never repeat this step; from here on the board is a pure MCU.

6.8 How the Deployment Image Is Made (Instructor Reference)

`release/boot.mcs` = bitstream with the bootloader merged into its BRAM initialization:

```
# 1. build workspace-example/bootloader/ in Vitis (linker confines it to the lower 32 KB BRAM)
# 2. merge the ELF into the bitstream BRAM init:
tools/make_boot_mcs.sh bootloader.elf --hw release/top_wrapper/
# (wraps: updatemem -proc top_i/microblaze_riscv_0 + write_cfgmem -interface SPIx4)
```

The bootloader source (`workspace-example/bootloader/src/bootloader.c`, ~250 lines) is deliberately readable — it doubles as course material for: reset vectors, loaders, UART protocols, SPI flash command sequences (WREN/erase/program/status-poll), CRC verification, and `fence.i`.

6.9 Troubleshooting

1. **upload.py can't sync** — Power-cycle during the sync window; or hold the button while plugging in (forces bootloader mode). Check the port: the FT2232 exposes two — pick the UART one (`--port`). Close any open serial terminal first (port is exclusive).
2. **Upload OK but app misbehaves** — Ensure the app was built with the template's `lscript.ld` (sections must live in SRAM; a default all-BRAM ELF uploads but its addresses collide with the bootloader). `upload.py` warns about segments outside SRAM.
3. **Board boots an old app** — The upload failed before the `g` step, or you used `--ram` (volatile). Re-run without `--ram` and watch for the final “programmed to flash” message.
4. **Nothing at all (no LED)** — FPGA didn't configure: flash image invalid → redo Section 6.7. JTAG always works for recovery.
5. **Garbage on the terminal** — Baud must be **115200** (both bootloader and template), not 9600.
6. **Want a factory-blank board** — Hardware Manager > right-click memory device > **Erase**: the FPGA then waits for JTAG at power-on.

7 Software Development with Vitis

This chapter introduces the core concepts of the **AMD Vitis** toolchain used to develop software for MicroBlaze RISC-V processors on FPGA.

7.1 Core Concepts

7.1.1 XSA (Xilinx Support Archive)

An `.xsa` file is the hardware handoff file exported from **Vivado**. It contains:

- Hardware description (address map, peripherals, memory ranges)
- Bitstream (optional)
- Processor configuration parameters

The XSA is the bridge between hardware design (Vivado) and software development (Vitis). Every Vitis project starts by importing an XSA.

7.1.2 Platform

A **Platform** wraps an XSA file and provides the Board Support Package (BSP) layer. It defines:

- Which processor to target (e.g. MicroBlaze RISC-V)
- Available libraries and drivers for the peripherals in the hardware design
- Linker script and memory map

A platform can be reused across multiple applications. When the hardware design changes, you update the platform's XSA and rebuild.

7.1.3 Application

An **Application** is your actual software project (C/C++) that runs on the processor. It is always associated with a platform. Vitis provides templates such as:

- **Hello World** — minimal UART print
- **Memory Tests** — verify DDR/BRAM connectivity
- **Peripheral Tests** — exercise GPIO, SPI, etc.

The build output is an `.elf` file that can be loaded via JTAG or programmed into flash.

7.1.4 XSDB (Xilinx System Debugger)

XSDB is a **command-line debug and download tool**. Common use cases:

Command	Description
connect	Connect to the hardware server
targets	List available debug targets (processors)
fpga <bitstream>.bit	Program the FPGA with a bitstream
dow <app>.elf	Download an ELF binary to the processor
bpadd <addr>	Set a breakpoint
con / stop	Continue / stop execution
rrd	Read processor registers
mrd <addr> <count>	Read memory


XSDB can be used interactively or scripted with Tcl for automated workflows.

7.1.5 System Debugger (GUI)

Vitis also provides a graphical debugger built on top of XSDB. It supports:

- Breakpoints, watchpoints, stepping
- Register and memory inspection
- Multi-processor debugging

7.2 Typical Workflow



7.3 JTAG Debug Walkthrough

This section walks through loading and debugging a MicroBlaze RISC-V application over JTAG using the **AMD Vitis Unified IDE**.

7.3.1 Prerequisites

- The hardware design as an .xsa file — use the prebuilt `release/top_wrapper.xsa` (no Vivado needed)
- Vitis Unified IDE installed
- Cmod A7-35T board connected to the host via USB

7.3.2 Open Vitis Workspace

Launch the Vitis Unified IDE. On the Welcome page, click **Open Workspace** to select or create a working directory.




Figure 6: Open Workspace

7.3.3 Create a Platform

7.3.3.1 New Platform Component

From the menu bar, select **File > New > Platform** to create a new platform component.




Figure 7: File > New > Platform

7.3.3.2 Name and Location

On the **Name and Location** page:

- **Component name:** enter platform
- **Component location:** choose your workspace directory

Click **Next** to continue.




Figure 8: Platform Name and Location

7.3.3.3 Select Hardware Design (XSA)

On the **Flow** page:

- Select **Hardware Design**
- In the **Hardware Design (XSA) For Implementation** field, browse to the .xsa file exported from Vivado

Wait for the tool to create the System Device Tree and retrieve processor details.




Figure 9: Select XSA File

7.3.3.4 Select Operating System and Processor

On the **OS and Processor** page:

- **Operating system:** standalone
- **Processor:** microblaze_riscv_0

Click **Next** to finish.




Figure 10: OS and Processor

7.3.3.5 Platform Created

Once created, Vitis displays the platform's Domain settings where you can verify the processor and configuration.




Figure 11: Platform Created

7.3.4 Create an Application

7.3.4.1 Create from Template

In the left-side template list, select **Hello World**, then click **Create Application Component from Template**.




Figure 12: Select Hello World Template

7.3.4.2 Set Application Name

On the **Name and Location** page:

- **Component name:** enter your application name (e.g. GPIO_test)

Click **Next** to continue.




Figure 13: Set Application Name

7.3.4.3 Select Platform

On the **Hardware** page, select the previously created **platform** (Board: cmod_a7-35t).
Click **Next** to continue.




Figure 14: Select Platform

7.3.4.4 Review Summary and Finish

Review the application settings:

Field	Value
Name	GPIO_test

Field	Value
Platform	platform
Domain	standalone_microblaze_riscv_0 (OS:standalone, Processor:microblaze_riscv_0)

Click **Finish** to create the application.




Figure 15: Summary

7.3.5 Write Application Code

7.3.5.1 Default Source Code

After creation, a default `helloworld.c` file is placed in the `src` directory. You can modify this file directly or add your own source files.




Figure 16: Default Source Code

7.3.5.2 Add Source Files

Add your source files under the `src` directory (e.g. `gpio_init.c`). Assembly files (`.s`) are also supported — add them the same way and they will be compiled and linked together with the rest of the project. See `workspace-example/examples/02_btn_led_asm/` for an example written entirely in RISC-V assembly.




Figure 17: Add Source Files

7.3.5.3 Configure Compile Sources

Open **UserConfig.cmake** and go to the **Sources > Compile sources** section to add the new source files to the build:

1. Click **Browse** to select files
2. Verify the file appears in the list
3. Use **Delete** to remove unwanted entries




Figure 18: Configure Compile Sources - 1




Figure 19: Configure Compile Sources - 2

7.3.6 Configure the Linker Script

7.3.6.1 Memory Region Settings

Open the **Linker Script** settings page to adjust:

- **Available Memory Regions:** view available regions (e.g. Local Memory)
- **Stack Size:** set the stack size
- **Heap Size:** set the heap size




Figure 20: Linker Script Settings

7.3.6.2 Section to Memory Region Mapping

Verify that each section (.text, .data, .bss, .stack, .heap, etc.) is mapped to the correct memory region.




Figure 21: Section Mapping

Note: the Vitis-generated default linker script places everything in the 128 KB BRAM — fine for a quick Hello World over JTAG, but small, and the layout does not match the bootloader flow. For real applications replace it with `workspace-example/SRAM_app_template/src/lscript.ld` (code/data in 512 KB SRAM, stack in DTCM, ITCM_FUNC/DTCM_DATA support) — the same ELF then also works with upload.py. See Section 6.4.

7.3.7 Configure Platform BSP

Open the platform's **Configuration for Os: standalone** settings page and verify the following key parameters:

- **stdin** and **stdout**: set both to `uart_USB`. The default may be `uart_1` (the DIP-pin UART) — with that setting `xil_printf` output never reaches your USB terminal.
- Adjust other BSP settings as needed

The project-wide serial convention is **115200 8N1**. The plain Hello World template prints at whatever the UART was last configured to — add `XUartNs550_SetBaud(XPAR_UART_USB_BASEADDR, XPAR_XUARTNS550_0_CLOCK_FREQ, 115200)`; at the top of `main()` (the provided templates and examples already do this).




Figure 22: BSP Configuration

7.3.8 Build

7.3.8.1 Build the Platform

In the **FLOW** panel at the bottom-left, select the **platform** component and click **Build**.

Wait for the build to complete — confirm the log shows Platform Build Finished Successfully.




Figure 23: Build Platform

7.3.8.2 Build the Application

Switch to the application component (e.g. GPIO_test) and click **Build**.

Verify the build succeeds and produces the .elf file.

Note: During the build, Vitis automatically links in `boot.S` and `crt.o` from the standalone BSP. You do not need to provide them manually.

- `boot.S` — the first code that runs after reset. It zeros all general-purpose registers (x0–x31), initializes the stack pointer, sets up exception/interrupt vectors, and jumps to the C runtime entry point.
- `crt.o` (C Runtime) — runs before `main()`. It zeros the BSS segment (uninitialized global variables) and then calls `main()`.




Figure 24: Build Application

7.3.9 Run and Debug over JTAG

7.3.9.1 Run the Application

Before debugging, you can first run the application to verify it works correctly. In the **FLOW** panel, click **Run**.

Vitis will automatically:

1. Download the bitstream to the FPGA via JTAG
2. Load the .elf into the MicroBlaze RISC-V processor
3. Execute the program from start to finish

This lets you confirm the application runs as expected before entering a debug session.




Figure 25: Run Application

7.3.9.2 Start a Debug Session

Once the application is verified, click **Debug** in the **FLOW** panel to launch a debug session. This works similarly to GDB — the program is loaded and paused at `main()`, allowing you to inspect and step through the code interactively.




Figure 26: Start Debug

7.3.9.3 Debug Controls

In the Debug view, the left panel provides:

- **THREADS:** thread information
- **CALL STACK:** call stack trace

- **VARIABLES:** variable inspection
- **WATCH:** watch expressions
- **BREAKPOINTS:** breakpoint management

The toolbar at the top provides **Continue**, **Step Over**, **Step Into**, **Step Out**, and other debug controls.




Figure 27: Debug View

7.3.9.4 Breakpoints and Stepping

Click in the gutter area next to a line number to set a breakpoint. Use Step Over / Step Into to step through the code line by line.

7.3.10 Advanced Inspection Tools

7.3.10.1 Open the Register Inspector

From the menu, select **View > Register Inspector** to open the register inspection panel.




Figure 28: Open Register Inspector

7.3.10.2 View Register Contents

The Register Inspector displays all processor registers and their current values, including:

- General-purpose registers (x0 – x31)
- Program Counter (PC)
- HEX values and descriptions for each register



Open the **Memory Inspector** panel to:

- Figure 30: Memory Inspector