


4

# Purpose of Timing Analysis (Review)

- To analyze every design path against required performance specifications
  - Catch timing-related errors faster and easier than gate-level simulation & board testing
- Designer must enter timing requirements & exceptions
  - Used to guide Fitter during placement & routing
  - Used to compare against actual results (post-fit)



Copyright © 2021 Intel Corporation

intel.

3

# FPGA Design Challenges

- Properly constraining a design is one of the most critical aspects of FPGA design development
- FPGA Designers may be unfamiliar with using Intel® Quartus® Prime Pro software Timing Analyzer effectively
- FPGA Designers may be unfamiliar with writing Synopsys\* Design Constraints (SDC) when targeting Intel FPGAs
- Designers need to get up and running quickly due to shorter development cycles

Copyright © 2021 Intel Corporation

intel.

el.

4

# Intel® Quartus® Prime Pro Software Timing Analysis – **Objectives**

### The purpose of this class is for users new to FPGAs or Intel® FPGAs to...

- Learn the flow for setting up and performing timing analysis in the Intel® Quartus® Prime Pro software Timing Analyzer
- Gain understanding of SDC terminology and syntax
- Use the latest recommendations to write clear and effective SDC files. for properly constraining and analyzing Intel FPGA designs for timing

Copyright © 2021 Intel Corporation

intel.

5

# Intel<sup>®</sup> Quartus<sup>®</sup> Prime Pro Software Timing Analysis – Agenda

- Intel® Quartus® Prime Pro Software Timing Analyzer
- Writing SDC Files

Copyright @ 2021 Intel Corporation

intel.

IQPTAL 22 1 v1 3

### Prerequisites

- Understanding basic Timing Analyzer parameters and equations
  - See Timing Analyzer: Introduction to Timing Analysis online training
- Knowledge of FPGA architecture
- Knowledge of FPGA design flow
- Familiarity with using Intel<sup>®</sup> Quartus<sup>®</sup> Prime Pro software design flow


Copyright © 2021 Intel Corporation

intel.

# Intel® Quartus® Prime Pro Timing Analysis

Copyright © 2021 Intel Corporation


IQPTAL 22 1 v1




intel.

9

Copyright © 2021 Intel Corporation



\_\_\_



## Constraining

Copyright © 2021 Intel Corporation

- Recommendation: Ensure all design paths are constrained
  - Constraints guide the Fitter during placement & routing design
    - Without guidance, Fitter can make incorrect optimization choices
  - Design paths must be constrained to fully analyze design
    - Timing Analyzer only performs slack analysis on constrained design paths
- Not as difficult a task as it may sound
  - Wildcards are supported
  - Single, generalized constraints cover many paths, even all paths in an entire clock domain

Copyright © 2021 Intel Corporation

intel.

intel.

12

12

# Create SDC File(s)

- Define top-level SDC file
  - Start with initial clock understanding
  - Add more detailed constraints as needed and when known
- Use additional SDC files for key modules/IP/interfaces
  - Most Intel® FPGA IP create their own SDC files, if required, which get automatically added to the project

Copyright © 2021 Intel Corporation


intel

13

# SDC File Editing

- Intel® Quartus® Prime software text editor features for editing SDC files
  - Access to GUI dialog boxes for constraint entry (Edit → Insert Constraint)
  - SDC templates
  - Syntax coloring
  - Delimiter matching
  - Tooltip syntax help
  - Auto-complete


Timing Analyzer File menu  $\rightarrow$  Open/New SDC File Intel® Quartus® Prime software File menu  $\rightarrow$  New  $\rightarrow$  Other Files




Copyright © 2021 Intel Corporation


intel.


14





16






18

# 2) Compile Design

Full compilation

OR

- Use incremental optimization flow
  - Timing analysis can be performed after running Plan, Retime or Fitter (Finalize) stages
  - Recommendation: use Plan stage when creating and editing SDC files for faster iterations




Copyright © 2021 Intel Corporation

19

# 3) Evaluate Timing Analysis Results


- View Timing Analyzer summary information directly in Intel® Quartus® Prime Design Software Compilation Report
  - When full compilation is performed
- Open Timing Analyzer GUI ...
  - When more detailed analysis required
  - When using incremental optimization flow



Copyright © 2021 Intel Corporation

20


IQPTAL 22 1 v1 10



intel.

21

Copyright © 2021 Intel Corporation



22

# Reports in the Timing Analyzer Folder of Compilation Report

- Is the design meeting performance?
  - Synchronous analysis
    - Setup
    - Hold
  - Asynchronous analysis
    - Recovery
    - Removal
  - Emax

Copyright © 2021 Intel Corporation

IP-specific reports

- What could be issues leading to unexpected results?
  - SDC file list
  - Design Assistant checks
  - Clocks (discussed later)
  - Unconstrained paths (discussed) later)
  - Worst-case timing paths

intel.

23


# Timing Slack Reports

- Simplest, most common type of timing report
- Each row lists

Copyright @ 2021 Intel Corporation

- Worst case (least positive or most negative) slack on a clock domain in the design
- End point total negative slack (TNS), sum of most negative slacks for each failing endpoint
- Timing model producing the worst-case slack value is displayed






intel.

24

IQPTAL 22 1 v1 12

# Fmax Report


- Shows the maximum clock speed possible by clock domain based on current layout
  - Translates clock period and slack into easily recognizable value
  - Excludes cross-domain timing paths
- Use to quickly determine how fast your design can be clocked



25




- IP targeting FPGA-specific hardware resources generate special reports to check their timing
  - IP detected by software and included in summary reports
- Use to confirm specialized analysis margins are met for correct hardware operation




intel.

26

Copyright @ 2021 Intel Corporation





\_\_\_

# Open Timing Analyzer GUI


- Timing Analyzer GUI opens by default at the end of full compilation ready to begin generating reports
- Manually launch GUI from Compilation Dashboard
- Timing netlist/database automatically generated for design
- Project SDC files automatically read in



Copyright © 2021 Intel Corporation

intel.


29



30

# Timing Analyzer GUI: Set Operating Conditions Pane

- Various timing models/corners available
- All timing models available for Routed and Final netlists and selected by default
- Only slow (low voltage, high temperature) model available for Plan netlist




Copyright © 2021 Intel Corporation

31

# Timing Analyzer GUI: Tasks Pane


- Provides quick access to common and useful operations
  - Command execution
  - Report generation
- Executes most commands with default settings
  - Use menus for non-default settings
- Double-click to execute any command




intel.


32


Copyright @ 2021 Intel Corporation





34






30

# Timing Analyzer GUI: Console Pane

- Displays Timing Analyzer output messages
- Allows direct entry and execution of SDC & Tcl commands
  - Also displays equivalent of commands executed in GUI
- History tab to record all executed SDC & Tcl commands
  - Copy & paste to create scripts or SDC files
  - Run scripts from Script menu




intel

Copyright © 2021 Intel Corporation

37

# Generating Timing Reports

- Double click on report in Tasks pane or select from Reports menu
  - GUI automatically runs all prior necessary steps for generating report
- Dozens of reports available to help understand design timing
  - Reports to check for constraint or design issues
  - Reports to verify timing and locate violations



38

Copyright @ 2021 Intel Corporation

# Task Pane Report Categories

- Timing Slack Standard slack analysis (single value per domain) or net analysis (discussed later)
- Datasheet View FPGA device timing as standalone application specific standard product (ASSP)
- Device Specific Review FPGA hardened resource timing
- Constraint Diagnostic Look for constraint issues
- Design Metrics Reports characteristics of your design beyond just a path analysis such as logic depth, pipelining, and so forth
- And more.....

Copyright © 2021 Intel Corporation

intel.

30

39

# Report Example: Report Timing for Detailed Slack/Path Analysis


- Create more specific/detailed reports
  - Example: details on a specific clock domain
  - Example: view timing paths between particular I/O & registers
- Create using GUI, menu or Tcl commands
  - Use GUI or menu to get help building command and to see report immediately
  - Store as Tcl command for repeatability
  - All commands executed by Timing Analyzer appear in Console pane History tab regardless of source


Copyright © 2021 Intel Corporation

intel.

40

40





42


# Report Timing Detail Level Descriptions

- summary: lists individual paths in a table with select path information
- path\_only: reports timing path without any clock path detail
- path\_and\_clock: reports timing path including clock detail tracing back to the launch and latch clocks
- full\_path: reports timing path including clock detail tracing back to base clock, through any generated clocks (default option)


Copyright © 2021 Intel Corporation


intel.

43





44





46





48

# Other Example Reports Available in Timing Analyzer GUI

- Report All Summaries
  - Generates all slack and timing summary reports at once
- Report Timing Tree
  - Displays timing from design hierarchy perspective
- Report Bottlenecks
  - Displays design bottlenecks based on user criteria

- Report Metastability Summary
  - Displays results of metastability analysis (Mean Time Between Failures or MTBF) of synchronization register chains
- Report Skew
  - Displays results of skew analysis on selected paths
- Report Neighbor Paths
  - Displays timing critical paths along with timing critical neighboring paths

Copyright © 2021 Intel Corporation

intel.

.

49

# Other Example Reports Available in Timing Analyzer GUI (cont.)

- Other reports discussed later and in follow-up timing optimization class (ask instructor for details)
- See <u>Intel® Quartus® Prime Pro Edition User Guide: Timing Analyzer</u> for detailed list and description of other reports

Copyright © 2021 Intel Corporation

intel.

50

50

# Other Timing Analyzer In Session Use Cases

- Modifying project SDC file during Timing Analyzer session
- Applying new SDC constraints during Timing Analyzer session
- Care should be used as constraints added or changed during Timing Analyzer session not reflected in compilation
  - Re-compilation necessary if new place and route needed due to change

Copyright © 2021 Intel Corporation

intel.

51

# Modifying Project SDC File During Session

- 1. Modify and save file
- 2. Reset Design (Tasks pane)




- Flushes all timing constraints from current timing netlist and recreates original netlist
- Otherwise unchanged and updated constraints applied on top of existing constraints and warnings generated
- 3. Double-click on report in Tasks pane to regenerate any reports
  - SDC files automatically re-read
  - Netlist automatically updated


Copyright © 2021 Intel Corporation

intel.


5


52





54





סכ

# Importance of Constraining (Again)

- Timing analysis reports how a circuit will behave in your system
- Providing SDC timing constraints tells tools how you want the design to behave
  - Describe the system environment (i.e. board, other devices, connections) and how design should operate in that system
    - Based on design specs & specs from the PCB and other devices on PCB
  - Provide goals for Fitter to target during compilation
  - Provide values for comparing results

Copyright © 2021 Intel Corporation

intel.

57

### Effects of Incorrect SDC Files

- Decreases timing performance
  - Fitter tries to optimize most critical paths (worst timing slack) first
  - Non-critical or unnecessary paths with bad timing prevent Fitter from working on "real" critical paths
- Increases Fitter processing time
  - Fitter tries to achieve incorrect or even impossible timing values
  - Constraints may negate or override others, causing mismatches
- Increases timing analysis processing time
  - Unnecessary paths analyzed during timing signoff
  - Duplicate constraints reprocessed unnecessarily

Copyright © 2021 Intel Corporation

intel.

58

58

# Writing SDC Files – Section Objectives

- Learn common SDC commands and arguments used in Intel® FPGA designs
- Write valid SDC files for common FPGA design situations

Copyright © 2021 Intel Corporation

intel.

59

59

### **SDC References**


- Intel® Quartus® Prime Pro Edition User Guide: Timing Analyzer
- Intel Quartus Prime Pro Edition online help
  - https://www.intel.com/content/www/us/en/programmable/quartushelp/curre nt/index.htm#tafs/tafs/tcl\_pkg\_sdc\_ver\_1.5.htm
  - https://www.intel.com/content/www/us/en/programmable/quartushelp/curre nt/index.htm#tafs/tafs/tcl\_pkg\_sdc\_ext\_ver\_1.0.htm
- Intel Quartus Prime Timing Analyzer Cookbook
- Tcl and Command Line Help online tool (QHelp)
  - Installed with the Intel Quartus Prime Pro software

Copyright © 2021 Intel Corporation

intel.

60

60



62

# Writing SDC Constraints - Section Agenda

- Collections
- Clock constraints
- I/O interfaces
- Timing exceptions

Copyright © 2021 Intel Corporation intel.

# Writing SDC Constraints Collections

Copyright © 2021 Intel Corporation intel.

63


# SDC Netlist Terminology

Term	Definition
Cell	Device building blocks (e.g. look-up tables, registers, embedded multipliers, memory blocks, I/O elements, PLLs, etc.)
Pin	Input or outputs of cells
Net	Connections between pins
Port	Top-level inputs and outputs (e.g. device pins)
Registers	Registers in a design (subset of cells)
Keepers	Non-combinational design nodes (superset of I/O and registers); timing paths begin and end with keepers

intel.

64

Copyright © 2021 Intel Corporation



SDC Naming Conventions				
Term	Naming Convention	Examples (from SDC Netlist Example slide)		
Port	<io_name></io_name>	ina inb	clk outb	
Cell	<hierarchy_path> <cell_name></cell_name></hierarchy_path>	ina∼input clk∼input inrega	ab outreg outb~output	
Pin	<hierarchy_path> <cell_name> <pin_name></pin_name></cell_name></hierarchy_path>	ina~input o clk~input o inrega d inrega q	ab datac ab combout outreg clk outb~output i	
Net	<hierarchy_path> <cell_output_name></cell_output_name></hierarchy_path>	ina∼input ab	clk∼ctrl inrega	
Registers	<hierarchy_path> <cell_register_name></cell_register_name></hierarchy_path>	inrega inregb outreg		
Keepers	<pre><io_name> <hierarchy_path> <cell_register_name< pre=""></cell_register_name<></hierarchy_path></io_name></pre>	ina inb inrega	inregb outreg outb	

66

# Collections

- Search the timing netlist and return a list of names meeting criteria (i.e. collection type and optional character string or wildcard)
- Use as targets in SDC commands to target correct objects type
- Recommendation: include collections to ensure constraint targets the correct object (and to make constraint file more readable)

Copyright © 2021 Intel Corporation

intel.

67

# Collection Examples

- get\_clocks
- get\_ports
- get\_keepers
- get\_cells
- get\_pins
- get\_registers
- get\_nets

- all\_clocks
- all\_registers
- all\_inputs
- all\_outputs

Copyright © 2021 Intel Corporation

intel.

68

68

# Using Collections in SDC Constraints

- get\_clocks
- get\_ports
- get\_registers
- get\_keepers
- Most of the FPGA design constraints can be managed with these collections
- Constraining certain logic structures may require more specific collection (e.g. get\_pins)
- Examples shown in remainder of class

Copyright © 2021 Intel Corporation

intel.


69

# Name Finder


- Graphical tool in Timing Analyzer that aids in defining collection search criteria
- Access from

Copyright © 2021 Intel Corporation

- Browse button in any constraint dialog box
- Timing Analyzer View menu



70



# Writing SDC Constraints Clock Constraints

intel.

72

Copyright © 2021 Intel Corporation

#### SDC Clock Constraints

- Good starting point for any design SDC file is to constrain clocks
- Once clocks defined, all or nearly all core design paths are completely constrained

Copyright © 2021 Intel Corporation

intel.

73

73

### SDC Clock Constraints Agenda

- Create constraints for
  - Base clocks
  - Generated clocks
  - PLL clocks
- Constrain clock uncertainty
- Clock groups

Copyright © 2021 Intel Corporation

intel.

74

74

#### SDC Clocks

- Defined, repeating signal properties applied to a design location (target)
  - Typically ports, pins, registers and keepers
- Create clock domains fed by constraint target (or output of constraint target)
- Define edge to edge timing relationships that serve as the basis for all timing analysis
- Typical starting point for most design SDC files

Copyright © 2021 Intel Corporation

intel.

-

75

## Clock Types

- Clock
  - Alternate name(s): base clock; absolute clock
  - Frequency or phase always as defined
  - Frequency or phase not dependent on any other defined clock

#### Generated clock

- Alternate name(s): derived clock
- Frequency or phase based on another previously defined clock or generated clock (source)
- Relation to source clock either implied (x1) or explicitly defined
- Apply to register output used as clock or output of logic function that modifies clock input
  - e.g. PLLs, output clocks

Copyright © 2021 Intel Corporation

intel.

. 7

76

# create\_clock Command

Constraint Property	Constraint Property Details
Description	<ul> <li>Creates a base clock domain used for constraining compilation and/or for timing analysis</li> </ul>
Common Arguments	<pre>[-name <clock_name>] -period <time_or_freq> [-waveform {<rise_time> <fall_time>}] [<target>] [-add]</target></fall_time></rise_time></time_or_freq></clock_name></pre>

[] = optional argument (under all or select conditions)

Copyright © 2021 Intel Corporation


intel.


77

## create\_clock Command Argument Details

Argument	Argument Definition and Details
[-name <clock_name>]</clock_name>	<ul> <li>Assigns user defined name to clock domain to be used in other constraints and in timing reports</li> <li>Defaults to target name if unused</li> </ul>
-period <value></value>	clock period defined in time (ns - default) or frequency* (e.g "300 MHz")
<pre>[-waveform {rise_time, fall_time}]</pre>	<ul> <li>Specifies when in time the rising and falling edges of the clock occur for defining clock waveform, assuming clocking starts at 0 time (default)</li> <li>Default = {0, period/2} (i.e. clock rises at 0 and falls at period/2)</li> <li>Use to define phase shifted (0 &lt; rise_time ≤ period)</li> <li>Use to define non-50% duty-cycle clocks (fall_time - rise_time ≠ period/2)</li> </ul>
[<-target>]	<ul> <li>Point in FPGA to be used as source of this clock domain during analysis</li> <li>Apply to port, register, keeper, pin or net</li> </ul>
[-add]	<ul> <li>Allows multiple clocks to be assigned to same point without overwriting or ignoring (simultaneous multi-frequency analyses)</li> <li>Default: clock with same name assigned to point with existing clock overwrites existing clock (warning given)</li> <li>Default: clock with different name assigned to point with existing clock is ignored (warning given)</li> </ul>

78





80

# create\_generated\_clock Command

Constraint Property	Constraint Property Details
Description	<ul> <li>Creates an internally generated, derived clock domain used for constraining compilation and/or for timing analysis</li> <li>Defines relationship with source clock domain</li> </ul>
Common Arguments	<pre>[-name <clock_name>] -source <clock_source> [-master_clock <clock_name>] [-divide_by <factor>] [-multiply_by <factor>] [-duty_cycle <percent>] [-invert] [-phase <degrees>] [<targets>] [-add]</targets></degrees></percent></factor></factor></clock_name></clock_source></clock_name></pre>

[] = optional argument (under all or select conditions)

Copyright © 2021 Intel Corporation

intel.

81

82

# create\_generated\_clock Command Argument Details

Argument	Argument Definition and Details
[-name <clock_name>]</clock_name>	Same as create_clock command
-source <clock_source></clock_source>	Specifies location in design at which the clock waveform is used as reference for derived clock     Source must be a port, pin, register, keeper or net and should be the target of a clock constraint
[-master_clock <clock_name>]</clock_name>	Chooses correct source clock domain if multiple domains exist at <clock_source> location (i.e. [ -add ] was used when creating clocks)</clock_source>
[<-target>]	Same as create_clock command
[-add]	Same as create_clock command

Copyright © 2021 Intel Corporation intel.

# create\_generated\_clock Command Argument Details


Argument	Argument Definition and Details
[-divide_by <factor>]</factor>	Divides source clock frequency by <factor> to determine derived clock frequency</factor>
[-multiply_by <factor>]</factor>	Multiplies source clock frequency by <factor> to determine derived clock frequency</factor>
[-duty_cycle <percent>]</percent>	<ul> <li>Sets duty cycle of derived clock to <percent></percent></li> <li>Derived clock duty cycle defaults to 50%</li> </ul>
[-invert]	Inverts edges of source clock to create derived clock
[-offset <time>]</time>	Shifts first edge of derived clock by the value of <time> with respect to source clock first edge     First edge of source and derived clocks aligned by default</time>
[-phase <degrees>]</degrees>	Shifts phase of the derived clock by <degrees> with respect to derived clock period</degrees>

intel.

intel.


83


Copyright © 2021 Intel Corporation




84

Copyright © 2021 Intel Corporation





IQPTAL 22 1 v1 43



88

#### PLL Clocks

- Intel® Quartus® Prime software automates constraining designs with internal PLLs using the user-defined settings contained in PLL or IOrelated IP
  - I/O PLLs and fPLLs
  - Transceiver PLLs
  - Memory Interface PLLs
- What constraints are created?
  - Reference clock port/pin constrained with base clock
  - Output clocks constrained with generated clock

Copyright © 2021 Intel Corporation intel.

IQPTAL 22 1 v1 44

#### PLL Constraint Methodology

- Intel Agilex<sup>™</sup> and Intel Stratix<sup>®</sup> 10 FPGAs and later families
  - Automatic constraint generation for all PLL input and output clocks
- Older device families
  - derive\_pll\_clocks constraint used to generate all PLL input and output clocks
- (Optional) Define names in IOPLL IP core parameter editor to use for PLL output clock constraint name arguments
  - Other clock names come from internal cell or pin name connected to clock output

Copyright © 2021 Intel Corporation


intel.


<u>.</u>|.

89

#### PLL Parameter Editor (IOPLL IP) IOPLL Intel FPGA IP altera\_iopII PLL Settings Cascading Dynamic Reconfiguration Advanced Parameters ▼ Device Device Family: Stratix 10 Component: 1SG040HH1F35E1VG Speed Grade: Reference Clock Frequency: 100.0 My reference clock frequency night change ☑ Enable locked output port Enable physical output clock parameters Enter PLL reference clock frequency Copyright © 2021 Intel Corporation intel.

90





92

# PLL Clock Constraints (Intel® Agilex™ and Intel Stratix® 10 FPGAs and later families)

- No PLL clock constraints required in SDC
- Clocks constraints automatically created on input reference clock and all output clocks based on PLL settings

 ${\it Copyright} @ 2021 \\ {\it Intel Corporation}$ 

intel.

93

93

## Example Auto SDC Clock Constraints for PLL

```
Base clock automatically created from PLL
 Create Clock
                                                                      IP input reference clock settings
create_clock -name {pll_inst|iopll_0_refclk} -period 10.000 -waveform { 0.000 5.000 } [get_ports {clk}]
                                                                      Generated clocks automatically
 Create Generated Clock
                                                                      created from PLL IP settings
create_generated_clock -name {pll_inst|iopll_0_m_cnt_clk} -source [get_ports {clk}] \
   -duty_cycle 50/1 -multiply_by 1 -divide_by 16 -master_clock {inst7|iop11_0_refclk} \
   [get_registers {pll_inst|iopll_0|stratix10_altera_iopll_i|s10_iopll.fourteennm_pll~mcntr_reg}]
create_generated_clock -name {clk_200} -source [get_ports {clk}] \
   -duty_cycle 50/1 -multiply_by 16 -divide_by 8 -master_clock {pll_inst|iopll_0_refclk} \
   [get_pins {pll_inst|iopll_0|stratix10_altera_iopll_i|s10_iopll.fourteennm_pll|outclk[0]}]
create_generated_clock -name {clk_100} -source [get_ports {clk}] \
   -duty_cycle 50/1 -multiply_by 16 -divide_by 16 -master_clock {pll_inst|iopll_0_refclk} \
   [get_pins {pll_inst|iopll_0|stratix10_altera_iopll_i|s10_iopll.fourteennm_pll|<mark>outclk[1]</mark>}]
 Copyright © 2021 Intel Corporation
                                                                                                         intel.
```

94

# Manual Clock Constraint Entry (Override PLL Constraints) Uses

- Analyzing multi-clock or clock switching designs
  - PLL settings and configuration unchanged
- Manually naming clocks
  - Design contains IP that configure PLLs and create clocks but provide no means to name them
  - i.e. auto-generated SDC clocks results in long clock domain names

Copyright © 2021 Intel Corporation

intel.

Q

95

# Manual Clock Constraint Entry (Override PLL Constraints) Methods

- Override auto created input reference clock constraint only
  - Manually define PLL input reference clock constraint in SDC file
  - Output clock constraints created applying PLL IP multiply, divide and shift values to input clock constraint
- Override auto created input reference and output PLL clock constraints
  - Manually define PLL input reference and output clocks in SDC file

Copyright © 2021 Intel Corporation

intel.

96

96

# derive\_pll\_clocks Command (Older Device Families)

Constraint Property	Constraint Property Details
Description	<ul> <li>Creates generated clock constraints on all PLL outputs based on settings defined in PLL IP core(s)</li> <li>Does not overwrite existing clocks</li> <li>Creates multiple output clocks if PLL IP core switchover feature used</li> </ul>
Common Arguments	[-create_base_clocks]

Copyright © 2021 Intel Corporation

intel.

97

## derive\_pll\_clocks Command Argument Details (Older Device Families)

Argument	Argument Definition and Details
[-create_base_clocks]	Instructs command to <u>also</u> create base clock on PLL input reference pin

Copyright © 2021 Intel Corporation

intel.

98

#### derive\_pll\_clocks Usage


- derive pll clocks -create base clocks runs automatically if no clock constraints in SDC file
  - PLL input reference and output clocks constrained
  - Similar in behavior to automatic constraint creation in newer devices
- Should manually include derive pll clocks in SDC file if including other clocks constraints
  - derive\_pll\_clocks -create\_base\_clocks does not run automatically when other clocks defined in SDC file

Copyright © 2021 Intel Corporation

intel.

99

## derive\_pll\_clocks Dialog Box for Constraint Entry




Copyright © 2021 Intel Corporation

intel.

100

IQPTAL 22 1 v1 50



#### SDC Clock Uncertainty

- Accounts for irregularities in clock waveform to create non-ideal clocks
  - e.g. clock tree jitter, PLL jitter, skew
  - Clock constraints define only regular, ideal clock waveforms
- Increases accuracy of timing analysis
- Reduces margins for setup and hold analysis
- Support for automatic and manual definition


Copyright © 2021 Intel Corporation intel 102

IQPTAL 22 1 v1 51

102

#### Clock Uncertainty Types

- Setup uncertainty decreases setup required time
  - Moves destination capturing clock edge earlier for setup analysis
- Hold uncertainty increases hold required time
  - Moves destination capturing clock edge later for hold analysis



Copyright © 2021 Intel Corporation

intel.

103

#### Automatically Derived Uncertainties

- Software automatically runs derive clock uncertainty command to include internal uncertainty values in analyses
  - Values determined from the timing model and/or characterization
  - Values incorporate datasheet parameters and operating conditions
- Applies uncertainty to inter-clock, intra-clock and I/O transfers
- View derived uncertainties with Report SDC (report sdc) command
  - Results only seen after place and route

Copyright @ 2021 Intel Corporation

intel.

104

IQPTAL 22 1 v1 52

#### Manually Added Uncertainty

- set\_clock\_uncertainty constraint
- Use to provide additional information on external clock for analysis
  - e.g. account for external jitter components from clock source in excess of device specs
- Use to add guard band to existing clock constraint
  - Tightens (over-constrains) setup and hold without changing target clock frequency

Copyright © 2021 Intel Corporation

intel.

105

105

# set\_clock\_uncertainty Command

Constraint Property	Constraint Property Details
Description	<ul> <li>Defines an uncertainty or skew value to use for timing analysis and how the value should be applied</li> </ul>
Common Arguments	<pre>[-setup   -hold] [-from <from_clock>] [-to <to_clock>] [-add] <uncertainty_value></uncertainty_value></to_clock></from_clock></pre>

Copyright © 2021 Intel Corporation

intel.


106

106

# set\_clock\_uncertainty Command Argument Details

Argument	Argument Definition and Details
<uncertainty_value></uncertainty_value>	Value to use in uncertainty constraint
[-add]	<ul> <li>Adds the uncertainly value to the automatically derived value instead of the default which is to override it</li> <li>Not cumulative; if multiple constraints with –add to same clock, only one is processed</li> </ul>
[-from <from_clock>]</from_clock>	Applies uncertainty value only to paths that originate in <from_clock> domain</from_clock>
[-to <to_clock>]</to_clock>	Applies uncertainty value only to paths that end in <to_clock> domain</to_clock>
[-setup]	Applies uncertainty value only to setup analysis instead of the default which is to apply uncertainty value to both setup and hold
[-hold]	Applies uncertainty value only to hold analysis instead of the default which is to apply uncertainty value to both setup and hold
yright © 2021 Intel Corporation	in

107




108

Copyright © 2021 Intel Corporation

IQPTAL\_22\_1\_v1 54

intel.



#### Clock Relationships

- All SDC clocks are related by default
- How is this possible?
  - At 0 time, all clocks assumed to "begin" toggling according to clock definitions
- What does this mean?
  - All clocks related by the common starting point (all edges aligned at 0, unless clocks defined with offset or shift)
  - All cross-domain transfers will be analyzed
    - Using smallest positive launch-to-latch edge relationship between clock waveforms
  - May need to adjust or "cut" inter-domain timing paths if default cross-domain analysis not valid for circuit operation

Copyright © 2021 Intel Corporation

IQPTAL 22 1 v1 55

# set\_clock\_groups Command

Constraint Property	Constraint Property Details
Description	<ul> <li>Defines which clocks are not related and should not be analyzed together</li> <li>Timing analysis on all paths between selected domains is ignored (any direction)</li> </ul>
Common Arguments	-group -asynchronous   -logically_exclusive   -physically_exclusive

Copyright © 2021 Intel Corporation

intel.

111

# set\_clock\_groups Command Argument Details

Argument	Argument Definition and Details
-group <clock_name(s)></clock_name(s)>	Clarifies which clock domains specifically are related and which are not related  Each group argument to same set_clock_groups command creates a collection of related clocks that are unrelated to the clocks in other group arguments  Clock names listed within single group argument are related (analysis is performed on clock names within group)  Clock names listed in different groups are not related (analysis not performed between groups)
[-asynchronous]	Specifies that clocks are active at same time but with no phase relationship (so timing between clocks cannot be accurately analyzed)
[-logically_exclusive]	Specifies that clocks are physically present but not actively used at same time (e.g. internally muxed clocks)
[-physically_exclusive]	Specifies that clocks are not physically present at the same time (e.g. externally muxed clocks)

112

### set\_clock\_groups Notes

- Use set\_clock\_groups command to separate unrelated clock domains
- One -asynchronous, -logically\_exclusive OR physically\_exclusive argument is required for each set\_clock\_groups command
  - Analyses and report values may change depending on which argument is used
- A clock may appear in only one group argument for single command

Copyright © 2021 Intel Corporation

intel.

1

113


# set\_clock\_groups Notes(cont.)


- Use set\_clock\_groups command to separate unrelated clock domains
- Use as many group arguments with single set\_clock\_groups command as needed to define correct relationships
- Single group argument means all paths to/from any clock within group will not be analyzed to/from any clock not in group
- Clock not listed in any group remains related to all

Copyright © 2021 Intel Corporation


intel.


114





116





118

#### Verifying Clock Constraints

- Use these reports to manage the many related and unrelated clocks found in large FPGA designs
- Report Clocks
- Report Clock Waveforms
- Report Clock Hierarchy
- Report Unconstrained Paths
- Report SDC
- Report Clock Transfers
- Report CDC Viewer


Copyright © 2021 Intel Corporation

intel.

119

#### Report Clocks

- Displays clocks (all types) created automatically and from SDC commands and their detailed settings
- Use to verify/confirm clock parameters and relationships



120


IQPTAL 22 1 v1 60

# Report Clock Waveforms Provides visual inspection of clocks relationships Use to confirm expected clock edge relationships for timing paths Clock Waveforms Clock Waveforms 1 1573 ns 1 1577 ns


intel.


121

Copyright © 2021 Intel Corporation



122





124



- Reports a table of all defined clocks and number of paths between them
  - Displays "false path" when clocks unrelated using set\_clock\_groups
- Use to quickly check if expected groups (un)analyzed



\*Report CDC Viewer report provides more in-depth and interactive clock domain transfer information.


intel.

125

Copyright © 2021 Intel Corporation

#### Report CDC Viewer


- Displays clock transfers in an easyto-read, interactive grid
- Color-coded to show passing & failing transfers, as well as fully-cut transfers & clock groups
- Can organize clocks in a tree structure based on their hierarchy
- Right-click to apply additional constraints to clock crossing



126

Copyright @ 2021 Intel Corporation

IQPTAL 22 1 v1 63



128

# I/O Interfaces Agenda

- Basic I/O interfaces
- Advanced I/O interfaces

Copyright © 2021 Intel Corporation intel 128

### Basic I/O Interfaces

- I/O interfaces should be constrained when incoming or outgoing data has a known timing relationship to FPGA clock
  - Ensures success of data transfers between other devices.
- Virtual clocks
- Synchronous input interfaces
- Synchronous output interfaces

Copyright © 2021 Intel Corporation

intel.

129

129

#### Virtual Clock


- Definition: SDC clock defined without a target
  - Argument -name is required in definition
- Represents clock in system that does not directly interact with FPGA design
  - Clock interacts indirectly through other signals controlled by clock
- Use in I/O constraints to represent clock driving external device in system transferring data to/from FPGA


Copyright © 2021 Intel Corporation

intel.

130

130





132

#### I/O Timing: Virtual Clocks

- Provide more accurate analysis of I/O timing
- Separating I/O clock from core clock means different numbers used for I/O transfer uncertainties than core uncertainties
  - I/O uncertainties smaller than core uncertainties since only fraction of timing path in FPGA
- Other benefits
  - Easier to identify I/O paths in timing reports by virtual clocks at launch or latch edge
  - In some cases (e.g. DDR), difficult (or not possible) to accurately constrain I/O without using virtual clock

Copyright © 2021 Intel Corporation

intel.

122

133

## Constraining Synchronous I/O

- Two methods to constrain I/O, depending on what I/O information is known
- 1. Using external timing parameters
  - Surrounding chips, board delays, chip-to-chip skews are known
  - Intel® Quartus® Prime design software derives FPGA I/O timing
- 2. Using FPGA timing requirements
  - $\qquad \text{Target } t_{su'} t_{h'} t_{co} \, \text{specs for FPGA already known} \\$
  - Useful when environment or I/O standard provides the timing for the FPGA

Copyright © 2021 Intel Corporation


intel.

134

134

#### Synchronous Inputs

- Need to specify timing relationship from ASSP to FPGA to guarantee setup/hold met in FPGA
- Fitter adjusts placement and routing of input register to meet timing



Copyright © 2021 Intel Corporation

intel.

135

## set\_input\_delay Command

Constraint Property	Constraint Property Details
Description	<ul> <li>Describes how much time is consumed external delays before arriving at input port</li> <li>Allows timing analyzer to determine timing needed to satisfy internal input register requirements</li> </ul>
Common Arguments	<pre>[-clock <clock_name>] [-max   -min] <delay_value> <targets> [-clock_fall]</targets></delay_value></clock_name></pre>

Copyright © 2021 Intel Corporation

intel.

el. 136

136

#### set\_input\_delay Command Argument Details

Argument	Argument Definition and Details
[-clock <clock_name>]</clock_name>	Identifies clock launching data from source device, usually input virtual clock
[-max   -min]	Indicates whether constraint is providing maximum delays (for setup or recovery) or minimum delays (for hold or removal)  Same value used for both max and min if only one (or neither) is provided
<delay_value></delay_value>	Time value being used in constraint for max/min delay (as determined by equations or system)
<targets></targets>	Input I/O port names being constrained
[-clock_fall]	Specifies that register in source device launches data on falling edge of clock     Default: source register is rising edge triggered

intel.

137

Copyright © 2021 Intel Corporation

#### Constraining Synchronous Inputs

- Use set input delay (-max option) to constrain FPGA input setup time (maximum time to arrive and still meet tsu)
  - Calculated maximum input delay value representing all external delays to device
- Use set input delay (-min option) to constrain FPGA input hold time (minimum time to stay active and still meet th)
  - Calculated minimum input delay value representing all external delays to device

Copyright © 2021 Intel Corporation

intel.

138

IQPTAL 22 1 v1 69

# Calculating Input Delay Max/Min

	1. Using external timing parameters*	2. Using FPGA timing requirements
Input delay (max)	board delay (max) - board clock skew (min) + t <sub>co(max)</sub>	t-t <sub>su</sub>
	$board\ delay\ (max) = t_{data\_pcb(max)}$ $board\ clock\ skew\ (min) = t_{clkfpga(min)} - t_{clk2virt(max)}$	$t = (t_{latch} - t_{launch})$ $t_{su} \text{ is required FPGA setup time}$
Input delay (min)	board delay (min) - board clock skew (max) + t <sub>co(min)</sub>	t <sub>h</sub>
	$board \ delay \ (min) = t_{data\_pcb(min)}$ $board \ clock \ skew \ (max) = t_{clkfpga(max)} - t_{clk2virt(min)}$	$\mathbf{t}_{h}$ is required FPGA hold time

intel.

intel.

 ${}^*\textit{Timing parameters represented on prior} \underline{\textit{Synchronous Inputs}} \textit{slide}$ 


Copyright © 2021 Intel Corporation

139

140

# Synchronous Outputs

- Need to specify timing relationship from FPGA to ASSP to guarantee setup/hold met in FPGA
- Fitter adjusts placement and routing of output register to meet timing



Copyright © 2021 Intel Corporation

# set\_output\_delay Command

Constraint Property	Constraint Property Details	
Description	<ul> <li>Describes how much time is consumed by external delays after leaving device output port</li> <li>Allows timing analyzer to determine if signal leaves FPGA with enough time to satisfy setup/recovery/hold/removal of external device</li> </ul>	
Common Arguments	<pre>[-clock <clock_name>] [-max   -min] <delay_value></delay_value></clock_name></pre>	

Copyright © 2021 Intel Corporation

intel.

intel.

141

# set\_output\_delay Command Argument Details

Argument	Argument Definition and Details
[-clock <clock_name>]</clock_name>	Identifies clock latching data into destination device, usually output virtual clock
[-max   -min]	<ul> <li>Indicates whether constraint is providing maximum delays (for setup or recovery) or minimum delays (for hold or removal)</li> <li>Same value used for both max and min if only one (or neither) is provided</li> </ul>
<delay_value></delay_value>	Time value being used in constraint for max/min delay (as determined by equations or system)
<targets></targets>	Output I/O port names being constrained
[-clock_fall]	<ul> <li>Specifies that register in destination device latches data on falling edge of clock</li> <li>Default: destination register is rising edge triggered</li> </ul>

142

Copyright © 2021 Intel Corporation

#### Constraining Synchronous Outputs

- Use set output delay (-max option) to constrain FPGA maximum clock-to-output (maximum time to leave and meet ASSP t<sub>su</sub>)
  - Calculated maximum output delay value represents all delays external to device
- Use set\_output\_delay (-min option) to constrain FPGA minimum clock-to-output (minimum time to stay active and meet ASSP t<sub>h</sub>)
  - Calculated minimum output delay value represents all delays external to device

Copyright © 2021 Intel Corporation

intel.

143

## Calculating Output Delay Max/Min

	Using external timing parameters*	2. Using FPGA timing requirements
Output delay (max)	board delay (max) - board clock skew (min) + t <sub>su</sub>	$t-t_{co(max)}$
	$board\ delay\ (max) = t_{data\_pcb(max)}$ $board\ clock\ skew\ (min) = t_{clk2virt(min)} - t_{clkfpga(max)}$	$t = (t_{latch} - t_{launch})$ $t_{co(max)} is \ required \ FPGA \ maximum$ $clock-to-output \ time$
Output delay (min)	$boarddelay(min) - boardclockskew(max) - t_h$	<sup>-†</sup> co(min)
	$board\ delay\ (min) = t_{data\_pcb(min)}$ $board\ clock\ skew\ (max) = t_{clk2virt(max)} - t_{clkfpga(min)}$	t <sub>co(min)</sub> is required FPGA minimum clock-to-output time


Timing parameters represented on prior <u>Synchronous Outputs</u> slide


Copyright © 2021 Intel Corporation

intel.

144

IQPTAL 22 1 v1 72





146

# Constrain I/O using Tcl Variables

 Use Tcl variables in SDC file for clarity and ease of reuse when constraining I/Os

```
# Enter device and PCB info related to the I/O
set tco_max 5.000
set tco_min 3.000
set td_max 1.0
set td_min 1.0
set longest_src_clk 1.0
set shortest_src_clk 0.5
set longest_dest_clk 1.0
set shortest_dest_clk 0.5
# Calculate the clock skew
set tcs smallest [expr {$shortest dest clk - $longest src clk}]
set tcs_largest [expr {$longest_dest_clk - $shortest_src_clk}]
# Calculate the input min and max values
set input_max [expr {$td_max - $tcs_smallest + $tco_max}]
set input_min [expr {$td_min - $tcs_largest + $tco_min}]
# Create the input delay constraint
set_input_delay -max -clock vir_clk_in $input_max [get_ports datain]
set_input_delay -min -clock vir_clk_in $input_min [get_ports datain]
```

Copyright © 2021 Intel Corporation

intel.

147

# Verifying I/O Constraints


- Use these reports to ensure I/O are constrained correctly
- Report SDC
- Report Unconstrainted Paths


Copyright © 2021 Intel Corporation

intel.

148

IQPTAL 22 1 v1 74





150

## Advanced I/O Interfaces

- Modern FPGAs have many types of advanced I/O interfaces with specific, pre-built hardware to implement these interfaces
  - e.g., external memory controller, serial transceivers
  - Synchronous I/O constraints and equations do not apply or apply easily
- Most Intel® FPGA IP used to configure these interfaces generate SDC files when specific constraints are needed
- See specific Intel® FPGA IP documentation for details or for any additional constraint requirements

Copyright © 2021 Intel Corporation

intel.

15

151

## Example: External Memory Interface (EMIF) Hardware

- Use External Memory Interfaces Intel® FPGA IP
- Process
  - 1. Enter IP and board-level timing parameters during IP configuration
    - Parameters used to configure hardware settings
    - Parameters used to generate timing constraints for SDC file
  - 2. Add IP files to project including generated SDC file
- See External Memory Interfaces User Guide for target FPGA or EMIF technical training courses

Copyright © 2021 Intel Corporation

intel.

152

152

## Example: High-Speed Source Synchronous Hardware

- Use LVDS SERDES Intel® FPGA IP core
- Process
  - 1. Enter IP parameters and board-level skew timing during IP configuration
    - Parameters used to configure hardware settings
    - Parameters used to generate timing constraints for SDC file
  - 2. Add IP files to project including generated SDC file
- See Intel FPGA High-Speed LVDS I/O User Guide for target FPGA

Copyright © 2021 Intel Corporation


intel.

el.

153

# IP-Specific Reports (Review)

- IP targeting FPGA-specific hardware resources generate special reports to check their timing
  - IP detected by software and included in summary reports
- Use to confirm specialized analysis margins are met for correct hardware operation



154

Copyright @ 2021 Intel Corporation

# Writing SDC Constraints

**Timing Exceptions** 

Copyright © 2021 Intel Corporation

intel.

155

## SDC Timing Exceptions

- Additional constraints to more accurately describe slack relationships according to the way the design works
  - Clock and I/O constraints alone not "good enough"
- Not required for fully constrained design, but their absence (when needed) may cause timing failures and/or an inaccurate timing analysis

Copyright © 2021 Intel Corporation

intel.

156

156

## SDC Timing Exceptions (cont.)

#### False paths

- Perform no analysis on path
- Sometimes referred to as "cut paths"
- Fitter is free to place and route with no timing restrictions but still chooses as direct a path as possible

#### Multicycle paths

 Adjust clock relationship of path based on specified number of launch-to-latch edges

#### Max/min delay paths

- Apply arbitrary timing relationship to path using set max[min] delay
- No deep discussion in class, see SDC references quoted earlier

Copyright © 2021 Intel Corporation

intel.

157

## SDC Timing Exceptions Agenda

- False paths
- Multicycle paths
- Exception priorities
- Verifying exceptions

Copyright © 2021 Intel Corporation

intel.

158

158

## Examples of Where Timing Exceptions Used

- Asynchronous input paths to synchronizer logic
- Paths between asynchronous clock domains
- Synchronization hardware
- Over-constraining individual path(s)
- Path requires > 1 cycle to complete transfer
- Enable controlled logic
- "Static" registers

Copyright © 2021 Intel Corporation

intel.

150

159

## Note: Timing Exceptions Prevent Hyper-Retiming

- Hyper-Retiming (i.e. retiming using Hyper-Registers) is a key optimization in Intel<sup>®</sup> FPGAs with Intel Hyperflex<sup>™</sup> architecture
  - e.g. Intel Agilex<sup>™</sup> FPGAS; Intel Stratix<sup>®</sup> 10 FPGAs
- Hyper-Retiming not performed on registers/timing paths using timing exceptions
- High-performance designs should minimize timing exceptions on timing-critical logic to only what is needed to describe design behavior
  - Consider alternative functionally equivalent logic that does not require exception
  - e.g. Adding intermediate registers vs. using multi-cycle logic

Copyright © 2021 Intel Corporation

intel.

160

160

## Timing Exceptions: False Paths

- Logic-based
  - Paths not relevant during normal circuit operation
  - e.g. test logic, static or quasi-static registers
- Timing-based
  - Paths intentionally not analyzed by designer
  - e.g. bridging asynchronous clock domains using synchronizer circuits
- Must be marked by constraint to tell Timing Analyzer to ignore them
- Remember: all clock domains are related by default!

Copyright © 2021 Intel Corporation

intel.

161

161

## set\_false\_path Command

Constraint Property	Constraint Property Details
Description	<ul><li>Defines paths that should be ignored during fitting and timing analysis</li><li>Allows Fitter to prioritize other paths</li></ul>
Common Arguments	<pre>[-from <names>] [-fall_from <clocks>] [-rise_from <clocks>] [-through <names>] [-to <names>] [-fall_to <clocks>] [-rise_to <clocks>] [-latency_insensitive]</clocks></clocks></names></names></clocks></clocks></names></pre>

Copyright © 2021 Intel Corporation


intel.

**el**. 162

162

#### set\_false\_path Command Argument Details Argument Argument Definition and Details [-from <names>] $Identifies source \ node \ or \ clock \ domain \ from \ which \ all \ paths \ will \ be \ cut$ [-rise\_from <clocks>] Indicates source clock domain from which paths launched by a rising edge will be cut [-fall\_from <clocks>] Indicates source clock domain from which paths launched by a falling edge will be cut [-through <names>] Identifies intermediate path node through which paths will be cut [-to <names>] Identifies target node or clock domain to which all paths will be cut [-rise\_to <clocks>] Indicates target clock domain to which paths captured by a rising edge will be cut [-fall\_to <clocks>] Indicates target clock domain to which paths captured by a falling edge will be cut Indicates path is a false path from a timing perspective, but Fitter (retiming) path [-latency\_insensitive] optimization may still be performed False path must be clock-based Copyright © 2021 Intel Corporation intel.


163



164

# False Path Example 1: Asynchronous Reset Input to Device

- Synchronizing logic added to reset path to synchronize into internal clock domain
  - Asynchronous assertion
  - Synchronous de-assertion
- Reset input to register becomes false paths




set\_false\_path -from [get\_ports async\_reset]


Copyright © 2021 Intel Corporation


intel.

165



166





168

## False Paths vs. Clock Groups

- Both commands prevent analysis on paths
- set\_false\_path command
  - Provides more filter control over targeted paths
  - Unidirectional
- set\_clock\_groups command
  - Targets all paths between domains
  - Cuts both directions

Copyright © 2021 Intel Corporation

intel.

169

169

## SDC Timing Exceptions Agenda

- False paths
- Multicycle paths
- Exception priorities
- Verifying exceptions

Copyright © 2021 Intel Corporation

intel.

170

170

#### Timing Exceptions: Multicycle Paths

- Paths where the default selected launch or latch edge causes an incorrect timing analysis
  - e.g. more than one cycle for data to propagate
- Causes timing analyzer to select another latch or launch edge
- Designer specifies number of cycles to move edge

Copyright © 2021 Intel Corporation

intel.

17

171

#### Remember...

- Expected design behavior should determine the constraints to use
  - i.e. logic must be designed to work this way!
  - Constraint simply informs timing analysis how logic is supposed to function
- Yes, multicycles make the red go away!
  - But resulting design could be non-functional

Copyright © 2021 Intel Corporation

intel.

172

172

## Instances Where Multicycle Paths Used

- Design does not require single cycle to transfer data (non-critical paths)
  - Otherwise needlessly over-constrain paths
- Clocks are integer multiples of each other with or without offset
  - Demonstrated in Workshop Lab 4
- Clock enables ensuring register(s) not sampling data every clock edge

Copyright © 2021 Intel Corporation

intel.

173

173

## set\_multicycle\_path Command

Constraint Property	Constraint Property Details
Description	<ul> <li>Defines multicycle paths and by how many cycles/edges their analysis need to be adjusted</li> <li>Allows Fitter to change path priority</li> </ul>
Common Arguments	<pre>[-start   -end] [-setup   -hold] [-from <names>] [-fall_from <clocks>] [-rise_from <clocks>] [-through <names>] [-to <names>] [-fall_to <clocks>] [-rise_to <clocks>] </clocks></clocks></names></names></clocks></clocks></names></pre>

Copyright © 2021 Intel Corporation

intel.

tel. 📑

174

# set\_multicycle\_path Command Argument Details

Argument	Argument Definition and Details
[-start   -end]	<ul> <li>Indicates whether source or destination clock edge is being shifted</li> <li>Default = -end</li> </ul>
[-setup   -hold]	<ul> <li>Indicates whether setup analysis or hold analysis is being adjusted</li> <li>Default = - setup</li> </ul>
<value></value>	Specifies the number of edges to move the launching or capturing edge


Copyright © 2021 Intel Corporation intel.

175

# set\_multicycle\_path Command Argument Details

Argument Definition and Details
Identifies source node or clock domain from which all paths will be cut
Indicates source clock domain from which paths launched by a rising edge will be cut
Indicates source clock domain from which paths launched by a falling edge will be cut
Identifies intermediate path node through which paths will be cut
Identifies target node or clock domain to which all paths will be cut
Indicates target clock domain to which paths captured by a rising edge will be cut
Indicates target clock domain to which paths captured by a falling edge will be cut

176





178

# Common Multicycle Constraint Cases


- Opening the capture window
- Shifting the capture window


Copyright © 2021 Intel Corporation intel. 778







180







102






\_\_\_





186



188


## Other Multicycle Cases

- These two cases cover most multicycle situations
- More complex multicycle timing relationships may still occur
- If needed, refer to <u>Intel® Quartus® Prime Pro Edition User Guide:</u> <u>Timing Analyzer</u> for further examples

Copyright © 2021 Intel Corporation intel 188

## Special Case: Clock Enable with Multicycle

- Data paths with destination register controlled by enable
- Need multicycle exceptions
- May be difficult and tedious to do with standard SDC collections and timing netlist hierarchy
  - If naming convention to identify enable controlled registers not used
- Highlights how to use special get\_fanouts collection



Copyright © 2021 Intel Corporation

intel.

189

## get\_fanouts Command

Constraint Property	Constraint Property Details
Description	· Finds all registers to which a signal fans out
Example Arguments	<filter> [-through] [-no_logic] [-non_inverting_paths]</filter>

Copyright © 2021 Intel Corporation

intel.

او

190

## get\_fanouts Command Argument Details

Argument	Argument Definition and Details
<filter></filter>	Similar to -from; the source or starting point(s) from which to return the fanout
[-through]	Indicates to only return fanouts in which the path to them goes through specified intermediate cell
[-no_logic]	Specifies not to follow combinational paths
[-non_inverting_paths]	Specifies not to follow combinational paths with inversion

Copyright © 2021 Intel Corporation intel

191

## Filtering On Clock Enabled Registers



```
# Create Tcl variable "enabled_regs"
# Remove enable_reg itself from target collection
set enabled_regs [get_fanouts enable_reg]
set enabled_regs [remove_from_collection $enabled_regs enable_reg]
```

- Returns fanout nodes for all logic that is connected to the output of register enable\_reg (source of enable signal)
  - Make sure to use clock enable source only as clock enable
  - Mixing with other uses may synthesis to merge signal with other signals
  - Can use dont\_merge synthesis attribute to guarantee this
- Removes from collection enable reg itself


Note: there is no -to option for get\_fanouts

intel.

itel. 1

192

Copyright © 2021 Intel Corporation



194

## SDC Timing Exceptions Agenda

- False paths
- Multicycle paths
- Exception priorities
- Verifying exceptions

Copyright © 2021 Intel Corporation intel.

#### **Exception Priorities**

- Same path, different constraints
  - What happens if both a multicycle and a max (or min) path delay exception are applied to the same path?
- Same constraint, different values
  - What happens if a multicycle setup of 2 is applied to a path by one constraint, but another constraint sets a multicycle setup of 3 to the same path?
- Use Report Exceptions timing report to verify

Copyright © 2021 Intel Corporation

intel.

105

195

#### Same Path, Different Constraint

- Constraint priority determines results
- l. (High) set\_false\_path/set\_clock\_groups
  - Once a path is cut, there's no way to "un-cut" it, so other constraints don't apply
- 2. set\_max\_delay/set\_min\_delay
  - Arbitrary time delay overrides multicycles, which are fixed to clock edges
- 3. set multicycle path
  - Overrides default setup/hold relationships
- 4. (Low) create\_clock/create\_generated\_clock
  - Creates the default setup/hold relationships

Copyright © 2021 Intel Corporation

intel.

19

196

# What about set\_input/output\_delay?


- Not exceptions
- Describes external circuit delay, and applied in addition to all other constraints

Copyright © 2021 Intel Corporation


intel


197


197



198








202

## Same Direct Constraint, Different Values

- Constraints applied in the order they are read
- Last constraint that targets path overrides all previous equivalent constraints which affect that path




Copyright © 2021 Intel Corporation intel

#### Same Direct Constraint, Different Values

- Constraints applied in the order they are read
- Last constraint that targets path overrides all previous equivalent constraints which affect that path

```
# This multicycle constraint directly targets a particular path
# from reg_a to reg_b
# This multicycle also targets the same path directly
 but uses a different value
# Since this constraint is read last, it overrides the first
set_multicycle_path -setup 2 -from [get_registers top|mod_a|reg_a] \
     -to [get_registers top|mod_b|reg_b]
```



Copyright © 2021 Intel Corporation


intel.

203

## Direct vs Indirect Constraint, Different Values

 Assignments to individual nodes have priority over assignments to clocks

```
# This multicycle constraint directly targets a particular path
# from reg_a to reg_b
set_multicycle_path -setup 4 -from [get_registers top|mod_a|reg_a] \
     -to [get_registers top|mod_b|reg_b]
# This multicycle constraint indirectly targets the same path by
# targeting the clocks that drive the path (clk_a -> reg_a,
# clk_b -> reg_b)
# Since this constraint is targeting the clocks, it is not applied
set_multicycle_path -setup 2 -from [get_clocks clk_a] \
    -to [get_clocks clk_b]
```



Copyright © 2021 Intel Corporation

intel.


204

IQPTAL 22 1 v1 102

#### Direct vs Indirect Constraint, Different Values

 Assignments to individual nodes have priority over assignments to clocks

```
# This multicycle constraint directly targets a particular path
# from reg_a to reg_b
set_multicycle_path -setup 4 -from [get_registers top|mod_a|reg_a] \
     -to [get_registers top|mod_b|reg_b]
# This multicycle constraint indirectly targets the same path by
  targeting the clocks that drive the path (clk_a -> reg_a,
# clk_b -> reg_b)
# Since this constraint is targeting the clocks, it is not applied
```



Copyright © 2021 Intel Corporation

intel.

205

## Same Path, Same Timing Exception

- Argument use may also determine priority as determined by this list
- An asterisk wildcard (\*) for any of these options applies the same precedence as not specifying the option at all.
  - For example, -from a -to \* is treated identically to -from a with regards to precedence

- 1. (high) -from < node>
- 2. -to <node>
- 3. -thru <node>
- 4. -from <clock>
- 5. (low) -to <clock>

Copyright © 2021 Intel Corporation

intel.

206

## Constraint Priority Takeaway

- Be aware that exceptions interact in different ways
- Use caution when writing exceptions that can potentially overwrite existing ones
- Use reports (discussed next) to confirm exceptions were applied as intended

Copyright © 2021 Intel Corporation

intel.

207

207

## SDC Timing Exceptions Agenda

- False paths
- Multicycle paths
- Exception priorities
- Verifying exceptions

Copyright © 2021 Intel Corporation

intel.

208

208

## Verifying Timing Exceptions

- Use these reports to ensure timing exceptions are being applied correctly
- Report SDC (again)
  - Make sure exceptions constraints read correctly
- Report Exceptions

Copyright © 2021 Intel Corporation

intel.

209

209

## Report Exceptions

- Provides detail on exceptions applied to netlist
- Analogous to executing Report Timing report on all paths affected by an exception
- Use
  - Confirm exception applied to correct paths (and only those)
  - Confirm correct exception value applied
  - Confirm exception not overridden by higher priority

Copyright © 2021 Intel Corporation


intel.

210


210

## Report Exceptions - Summary


- Returns status on all applied exceptions
  - Complete: Valid and not overridden by higher-precedence or subsequent exceptions
  - Partially Overridden: Some paths covered by exception overridden by higherprecedence or subsequent exceptions
  - Fully Overridden: All paths in report overridden
  - Invalid: Valid collections (-from, -to, etc.), but no actual matching paths exist



211



212





214

## Intel® Quartus® Prime Pro Software Timing Analysis – Summary

#### In this course, we...

- Learned the flow for setting up and performing timing analysis in the Intel® Quartus® Prime Pro software Timing Analyzer
- Gained understanding of SDC terminology and syntax
- Used the latest recommendations to write clear and effective SDC files for properly constraining and analyzing Intel FPGA designs for timing

Copyright © 2021 Intel Corporation

intel.

215

215



216

#### We Welcome Your Feedback

- Intel® FPGA Technical Training Team is continuously looking for ways to improve our training
- Your feedback is an important part of this process
- Please email <u>fpgatraining@intel.com</u> with any thoughts you have on the course you attended

Copyright © 2021 Intel Corporation

intel.

217

217

## Legal Disclaimers/Acknowledgements

- Intel technologies may require enabled hardware, software or service activation
- No product or component can be absolutely secure
- Your costs and results may vary
- Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries.
- \*Other names and brands may be claimed as the property of others
- OpenCL and the OpenCL logo are trademarks of Apple Inc. used by permission by Khronos

Copyright © 2021 Intel Corporation

intel.

21

218





220