
Wrapping Matchlib AXI4 Models for use in TLM2 Virtual Platforms

Stuart Swan | Platform Architect Siemens EDA, a part of Siemens Digital Industries Software



Key Characteristics of TLM2 Virtual Platforms

- SOC model has enough detail to boot OS and run SW apps, but no more detail.
- View of the SOC is what the CPU sees:
 - "memory map accurate" modeling of bus transactions
 - interrupt lines





Some TLM2 Technical Aspects

- TLM2 bus transactions:
 - Abstracted read / write burst transactions
 - Burst requests just send a pointer to the data and a data length
 - All data pointers and lengths are in terms of bytes
- TLM2 optimizations for simulation performance:
 - Usually, there is no clock ticking in the system (as there would be in an RTL simulation)
 - Usually, entire burst is modeled with a single function call that does not block in the slave/target
 - Only send pointers
 - In some cases (DMI), don't even tell peripherals CPU is accessing their memory, just access it thru pointer silently




Areas Where TLM2 is Used

- TLM2 is the industry standard for processor ISS models, abstract bus fabrics.
 - Used for pure SW "virtual platforms"
 - Used for host code execution (HCE)
 - Used for "hybrid" emulation for portion not running on the emulator
 - HW architects may use TLM2 for architectural studies, but it is painful
 - TLM2 is NOT used for HW design or HLS.
- Almost all TLM2 models are "LT" or "Loosely Timed" models, which is what we are discussing in this presentation
- TLM2 also supports "AT" or "Accurately Timed" models, but these are rarely used and we are not discussing these in this presentation.
 - The Accellera SystemC TLM2 implementation provides automatic converters from AT to LT models if you encounter any TLM2 AT models



Key Characteristics of Matchlib AXI4 Models

- Precisely models AXI4 transactions on all 5 AXI4 channels (ar, r, aw, w, b)
 - All channels are modeled in a "bit accurate" and "beat accurate" way)
- Synthesizable thru HLS with high QOR.
- "thruput accurate" (ACCURATE_SIM), also FAST_SIM mode
- For more information on Matchlib AXI4 transactors, see:
 - https://forums.accellera.org/files/category/2-systemc/
 - Within the download, look at:
 - matchlib_examples/doc/matchlib_customer_training.pdf





Terminology Differences between TLM2 and AXI4

- TLM2: initiator / target
- AXI4: master / slave
- AXI4: "channel or chan" == "wires connecting a master and a slave"
- TLM2: does not use channels, instead initiators and targets are directly connected



So, how to mix TLM2 and Matchlib AXI4 models?

- Easy: wrap the Matchlib models so they look like TLM2 models.
 - We provide modular wrapper code that makes the wrapping process very simple/mechanical.
 - All the example code is in 30_tlm2_dma in Matchlib examples (not yet in 2022.1 release however).
- Keep the TLM2 parts and the Matchlib parts of the code cleanly separated.
- Then, the wrapped Matchlib models can be dropped into TLM2 VP and used as if they were native TLM2 models.



Walk-thru of TLM2 Wrapper for Matchlib RAM Model

```
wrap ram tlm2
 3 #include "ram.h"
                                                                                                                               RAM
5 class wrap ram tlm2 : public sc module , public local axi {
                                                                                                       TLM2 target
                                                                                                                  r chan
                                                                                                                           Slave
 6 public:
                                                                                                       target to
                                                                                                                            Port
     sc in<bool> CCS INIT S1(clk);
     sc in<bool> CCS INIT S1(rst bar);
                                                                                                           master w chan
     tlm utils::multi passthrough target socket<wrap ram tlm2> tlm2 target;
10
11
     ram CCS INIT S1(ram1);
12
13
    tlm2 target to axi4 master<local axi> CCS INIT S1(target to master);
     r chan<> CCS INIT S1(ram slave r chan);
14
     w chan<> CCS INIT S1(ram slave w chan);
15
16
17
     SC CTOR(wrap ram tlm2) {
                                                                                           AR Item
                                                                                                                                 AXI4 Read
                                                                         AXI4 Read
       ram1.clk(clk);
18
19
       ram1.rst bar(rst bar);
                                                                                                                                 Slave Port
                                                                         Master Port
                                                                                                           R Item
                                                                                                                      R Item
                                                                                                 R Item
20
       ram1.r slave0(ram slave r chan);
       ram1.w slave0(ram slave w chan);
21
22
23
       target to master.clk(clk);
                                                                      40
24
       target to master.rst bar(rst bar);
25
       target to master.r master0(ram slave r chan);
       target to master.w master@(ram slave w chan);
26
       tlm2 target(target to master.tlm2 target);
                                                                                                                                 AXI4 Write
27
                                                                         AXI4 Write
                                                                                           AW Item
28 }
                                                                                                                                 Slave Port
                                                                         Master Port
                                                                                                          → W Item
                                                                                                 W Item
                                                                                                                      W Item
29 };
                                                                                                                      B Item
```



Optimizing the Simulation Performance of Matchlib models in TLM2 Virtual Platforms

- Use FAST_SIM mode
 - This is a Matchlib simulation performance optimization mode that eliminates most cycles from the simulation so that models execute almost completely in "zero time".
- Can set clock frequency to be 100x if desired
 - Some TLM2 virtual platforms may run for 10s of seconds of simulated time
 - For these long duration simulations, the SystemC clock ticking may slow down sim even though
 it is not really doing anything.
 - 1 ns clock X 60 seconds of simulated time = 60 billion ticks
 - Rather than removing the clock, just make it tick 100x or 1000x more slowly



Thank you!

SIEMENS