
Lecture 07: 8255 PPI Chip

Package & Internal Structure



Internal Structure and Pins

Three data ports: A, B, and C

Port A (PA $_0$ ~PA $_2$): can be programmed **all** as input/output Port B (PB $_0$ ~PB $_2$): can be programmed **all** as input/output Port C (PC $_0$ ~PC $_2$): can be split into two separate parts *PCU* and *PCL*; any bit can be programmed **individually**

Control register (CR)

Internal register: used to setup the chip

Group A, Group B and control logic Group A (PA & PCU) Group B (PB & PCL)

Internal Structure and Pins

Data bus buffer

An interface between CPU and 8255

Bidirectional, tri-state, 8-bit

Read/Write control logic Internal and external control signals

RESET: high-active, clear the control register, all ports are set as input port ~CS, ~RD, ~WR

A₁, A₀: port selection

Function	-WR	~RD ·	A ₀	3 A,	~CS
PA->Data bus	1	0	0	0	0
PB->Data bus	1	0	1	0	0
PC->Data bus	1	0	0	1	0
Data bus->PA	0	1	0	0	0
Data bus->PB	0	1	1	0	0
Data bus->PC	0	1	0	1	0
Data bus->CR	0	1	1	1	0
Do~D, in float	1	1	×	×	1

Operation Modes

Input/output modes

Mode 0, simple I/O mode:

PA, PB, PC: PCU{PC₄~PC₇}, PCL{PC₀~PC₃}

No Handshaking: negotiation between two entities before communication Each port can be programmed as input/output port

Mode 1:

PA, **PB** can be used as input/output ports with *handshaking* $PCU\{PC_3 \sim PC_7\}$, $PCL\{PC_0 \sim PC_2\}$ are used as handshake lines for PA and PB, respectively

Mode 2:

Only **PA** can be used for *bidirectional handshake* data transfer PCU{PC₃~PC₇} are used as handshake lines for PA

Bit set/reset (BSR) mode

Only **PC** can be used as output port Each line of PC can be set/reset individually

Control Register & Op. Modes

Control Register

A 8-bit internal register in 8255

Selected when $A_1=1$, $A_0=1$

Mode selection word
Input/output modes


1 D₆ D₅ D₄ D₃ D₂ D₁ D₀

Group A control Group B control


RSR mode

0 D₆ D₅ D₄ D₃ D₂ D₁ D₀

Select Input/output Modes



Select Input/output Modes



Select Input/output Mode Examples


1. Write ASM instructions for setting the 8255 in simple I/O mode with PA and PB being output port and PC being input port.

MOV AL, 10001001B MOV DX, ContralPort OUT DX, AL

2. Assume that the address of the control register of the 8255 is 63H, give out the instructions that set up the 8255 in mode 0 where PA, PB and PCU are used as input ports and PCL is used as output port.

MOV AL, 10011010B OUT 63H, AL

Select BSR Mode



Select BSR Mode Examples

Assume PC is used as an output port which connects to 8 LED segments, now turn off the second LED segment with the rest unchanged (e.g., for LED segments in this case, 1-on, 0-off).

MOV AL, 1000000
OUT ContralPort, AL
...
IN AL, CPORT
AND AL, 1111101B
OUT CPORT, AL

Using BSR mode instead:

MOV AL, 0000010B OUT ControlPORT, AL

Select BSR Mode Examples

Assume the address range for a 8255 is 60H \sim 63H, PC $_{\rm 5}$ is outputting a low level, write code to generate a positive pulse.

 $\begin{array}{ll} \text{MOV AL, 00001011B} & ; \text{ set PC}_S \text{ high level} \\ \text{OUT 63H, AL} \\ \text{MOV AL, 00001010B} & ; \text{ set PC}_S \text{ low level} \\ \text{OUT 63H, AL} \end{array}$

Mode 0 (Simple I/O)

For simple input/output scenario

No handshaking needed

Any port of PA, PB and PC (PCU, PCL) can be programmed as input or output port independently PCU=PC₄~PC₇, PCL=PC₀~PC₃

CPU directly read from or write to a port using IN and OUT instructions

Input data are **not** latched, Output data are latched E.g., setting up the control register for Mode 0



Mode 0 Example

The 8255 shown in Figure 11-13 is configured as follows: port A as input, B as output, and all the bits of port C as output.

(a) Find the port addresses assigned to A, B, C, and the control register.

(b) Find the control byte (word) for this configuration.

(c) Program the ports to input data from port A and send it to both ports B and C.



(c) One version of the program is as follows (c) One version of the program is as follows (d) ONE (d) llows:
;control byte PA=in, PB=out, PC=out
;load control reg address
;send it to control register
;load PA address
;get the data from PA
;load PB address
;send it to PB
;load PC address
;and to PC

Mode 1 (Strobe I/O)

For handshake input/output scenario

PA and PB can be used as input or output ports PCU=PC₃~PC₇, used as handshake lines for PA PCL=PC₀~PC₂, used as handshake lines for PB Both input and output data are latched

Mode 1: As Input Ports


PC₃~PC₅ and PC₀~PC₂ are used as handshake lines for PA and PB, respectively PA7~PA0 **~STB:** the strobe *input* signal from input device loads data into the port latch PC. STR IBF: Input Buffer Full output signal to the device indicates that the input latch contains information (can also be used for programmed I/O) INTR: Interrupt request is an output to CPU that PC₆PC requests an interrupts (for interrupted I/O) PC₆ and PC₇ can be used as separate I/O PB, Mode 1, Input lines for any purpose

INTE: the interrupt enable signal is neither an input nor an output; it is an internal bit programmed via the PC₄ (port A) or PC₂ (port B); 1-allowed, 0-forbidden

PB₇∼PB₀ PC₂ - STB_B → IBF_B & PC₀

PA, Mode 1, Input

Mode 1: As Input Ports



PC D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀ Group A Status I/O I/O IBF_A INTE_A INTR_A INTE_B IBF_B INTR_B

Timing in Mode 1 Input

Input device first puts data on PA₀~PA₇, then activates ~STB₄, data is latched in Port A;

8255 activates $\ensuremath{\mathsf{IBF_A}}$ which indicates the device that the input latch contains information but CPU has not taken it yet. So device cannot send new data until IBF_A is cleared;

When IBFA, ~STBA and INTEA are all high, 8255 activates INTRA to inform CPU to take data in PA by interruption;

CPU responds to the interruption and read in data from PA; the ~RD signal will clear INTR_A signal;

After CPU finishes reading data from PA (i.e., ~RD signal goes high), the IBF_A signal is cleared.


Mode 1: As Output Ports

PC₃, PC₅, PC₇ and PC₆~PC, are used as handshake lines for PA and PB, respectively ~OBF: Output buffer full is an output signal that indicates the data has been latched in the port ~ACK: The acknowledge input signal indicates that the external device has taken the data INTR: Interrupt request is an output to CPU that requests an interrupts

PC₄ and PC₅ can be used as separate I/O lines for any purpose

INTE: the interrupt enable signal is neither an input nor an output; it is an internal bit programmed via the PC₆ (port A) or PC₂ (port B); 1-allowed, 0-forbidden

Mode 1: As Output Ports



Timing in Mode 1 Output

If ${\sf INTR}_{\sf A}$ active, CPU responds to the interruption and writes data to PA and clears the ${\sf INTR}_{\sf A}$ signal;

When data has been latched in PA, 8255 activates ${\sim}\text{OBF}_{\text{A}}$ which informs the output device to pick up data;

After the output device has taken the data, it sends \sim ACK_A signal to 8255 which indicates that the device has received the data, and also makes \sim OBF_A go high, indicating CPU can write new data to 8255.


When $\sim\!$ OBF_A, $\sim\!$ ACK_A and INTE_A are all high, 8255 sends an INTR_A to inform CPU to write new data to PA by interruption.

Mode 2 (Bidirectional Bus)


For bidirectional handshake input/output scenario

Only PA can be used as *both input and output port* $PCU=PC_3\sim PC_7$, used as handshake lines for PA Both input and output data are latched

Mode 2: As Input & Output Port



Mode 2: As Input & Output Port




Polling vs. Interruptions


In Mode 1 and 2, PC stores status of Group A and/or Group B

By reading from PC using IN instruction, you can use polling method to check the state of I/O devices

Programming with 8255

As shown in the figure, PA and PB of the 8255 are working in mode 0. PA used as input port connects to 4 switches, and PB used as output port connects to a 7-segment LED. Write a program to display a hex digit that the switches can represent.





Address Decoding

What are the addresses of ports and the control register?

A19	A ₁₈	A ₁₇	A ₁₆	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A,	A_6	A ₅	A_4	A ₃	A_2	A_1	A _o
0	0	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0

PA: 8020H PB:? PC:? CR:?

A Solution Program

A PORT EQU 8020H
B-PORT EQU 8022H
C-PORT EQU 8024H
CTRL_PORT EQU 8026H
DATA SEGMENT
TABI DB COH, F9H, C4H, ..., 0DH
DATA ENDS
CODE SEGMENT
ASSUME CS:CODE, DS:DATA
START: MOV AX, DATA
MOV DS, AX


A Solution Program

MOV AL, 90H ; Set up the mode of 8255
MOV DX, CTRL_PORT
OUT DX, AL

ADDI: MOV DX, A, PORT
IN AL, DX ; read the status of switches
AND AL, 0FH
MOV BX, OFFSET TAB1
XLAT
MOV DX, B_PORT; output to LED
OUT DX, AL


MOV CX, 0600H ; delay for lighting the LED
ADD2: LOOP ADD2
JMP ADD1
CODE ENDS
END START

Experiment 2



Lecture 08: 8253/4 Timer

Package & Internal Structure



The 8253/54 Programmable interval timer is used to generate a lower frequency for various uses

e.g., Event counter Accurate time delays

Software:

setting up a timing loop

MOV CX, N


AGAIN: LOOP AGAIN

Hardware:


using 8253 to count out the delay and interrupt the CPU

Pros and cons?

Interface to the System



Internal Structure



Features

Three independent 16-bit down counters

8254 can handle inputs from DC to 10 MHz (5MHz 8254-5 8MHz 8254 10MHz 8254-2) whereas 8253 can operate up to 2.6 MHz

Three counters are identical and pre-settable, and can be programmed for either binary or BCD count

Counter can be programmed in six different modes

Compatible with all Intel and most other microprocessors 8254 has powerful command called READ BACK command which allows the user to check the count value,

programmed mode and current mode and current status of the counter

Internal Structure & Pins

Data bus buffer

interface the 8253/4 to the system data bus

Bi-directional, tri-state, 8-bit

A1 A8 Selection 0 0 Counter 0 0 1 Counter 1 1 0 Counter 2 1 1 Control word Register

Read/Write control logic

~CS
Tied to a decoded address
~RD, ~WR

In isolated I/O: ~IOR, ~IOW Memory-mapped I/O: ~MEMR, ~MEMW

A₁, A₀

Select the control word register and counters

usually connected to address lines ${\sf A}_1,\,{\sf A}_0$

/CS	/RD	/WR	A1A0	FUNCTION
0	1	0	00	Write counter0 (to CR0)
0	1	0	01	Write counter1 (to CR1)
0	1	0	10	Write counter2 (to CR2)
0	1	0	11	Write control port
0	0	1	00	Read counter0 (from OL0)
0	0	1	01	Read counter1 (from OL1)
0	0	1	10	Read counter2 (from OL2)
0	0	1	11	Read control port (for 8254)
1	x	x	xx	Not available

Internal Structure & Pins

Control Word Register:

Selected when A_1 =1, A_0 =1 Used to specify which counter to be used, its mode, and a read or write operation

Counters:

Each consists of a single, 16-bit, presettable, down counter Can operate in either binary or BCD Input, gate and output are configured by the selection of modes Reading from a counter does not disturb the actual count in process

SC ₁	SCO		SC - S	lelect c	ounter			
0	0	8	Select c	ounter ()		П.	
0	1	8	Select c	ounter 1			Π.	
1	0	8	Select o	ounter 2	2			
1	1	Illegal for 8253 Read -Back command for 8254 (See Read operations)						
		16	age IVE	sau oper	auons)			
RW ₁	RW ₀	-		tead /W			_	
0 ew	RW ₀	Co	RW - R		frite mand		_	
÷	Ť	Co (Se	RW - R unter la se Read	tead /W	frite mand ions)	ant byte	e only	
-	0	Co (Se	RW - R unter la se Read ad / Wr	tead /W tch com t operat	frite mand ions) signific			

W ₂	M ₄	M _o	M - Mode	BCD:	
0	0	3	Mode 3	- 10	
0	0	1	Mode 1	 Binary counter 16 - bits 	
х	4	0	Mode 2	Binary coded decimal (I Counter (4 Decades)	BCD)
х		1	Mode 3	Courter (4 Decades)	
5	8	3	Mode.≤		
1	Ü	1	Mode 5		

Write/Read Operations

WRITE:

Write a control word into control register

Load the low-order byte of a count in the counter register Load the high-order byte of a count in the counter register

READ

 $\begin{tabular}{ll} \textbf{Simple Read:} & two I/O read operations, first one for low-order byte and last one for the high order byte \\ \end{tabular}$

Counter Latch Command: one I/O write operation used to write a control word to the control register to latch a count in the output latch, then two I/O read operations are used to read the latched count as in Simple Read.

Read-Back Command: for 8254 only

Example: Setting Up a Counter

CS		A1A0	Port	Port address (hex)
1001	01	00	Counter 0	94
1001	01	01	Counter 1	95
1001	01	10	Counter 2	96
1001	0.1	11	Control register	07

- (a) counter 0 for binary count of mode 3 (square wave) to divide CLK0 by number 4282 (BCD) (b) counter 2 for binary count of mode 3 (square wave) to divide CLK2 by number C26A here
- (c) Find the frequency of OUT0 and OUT2 in (a) and (b) if CLK0 =1.2 MHz, CLK2 = 1.8 MHz.

Solution:

(c) The output frequency for OUT0 is 1.2MHz divided by 4282, which is 280 Hz. Notice that the program in part (a) used instruction "MOV AX,4282H" since BCD and hex numbers are represented in the same way, up to 9999. For OUT2, CLK2 of 1.8 MHz is divided by 49770 since C26AH = 49770 in decimal. Therefore, OUT2 frequency is a square wave of 36 Hz.

since C26AH = 49770 in decimal. Therefore, OUT2 frequency is a square wave of 36 Hz.
OUT 96H,AL send the low byte
OUT 96H,AL (so count 2
OUT 96H,AL) (send the high byte to counter 2
OUT 96H,AL (so count 2
OUT 96H,AL)

Features of 8253

8253 takes one CLK pulse to convey the count from CR to CE

CE will start to count only when GATE = 1
When to check the GATE?

On every CLK pulse's rising (0-to-1) edge When to count down?

On every CLK pulse's falling (1-to-0) edge

Mode 0 : Interrupt on Terminal Count (1)

Normal Operation:

The output will be initially **low** after the mode set operation;

After the count is loaded into the selected CR the output will remain **low**

When the terminal count is reached, the output will go **high** and remain high until the selected counter is reloaded

Output: N clock pulses low and high afterwards after writing a count



Mode 0 : Interrupt on Terminal Count (2)

Gate disable:

Gate = 1 enables counting

Gate = 0 disables counting

New count:


If a new count is written to the counter, it will be loaded on the next CLK pulse and counting will continue from the new count

In case of two byte count:

Writing the first byte disables the current counting

Writing the second byte loads the new count on the next CLK pulse and counting will continue from the new count

Mode 0: Interrupt on Terminal Count (3)



When loading a new count N, the actual number of CLK pulses in OUT is N+1

Does not automatically repeat

Mode 1: Hardware Retriggerable One-shot (1)

Normal Operation:

The output will be initially **high** after the mode set operation; The output will go **low** on the CLK pulse following the rising (0-to-1) edge of the gate input;

The output will go **high** on the terminal count and remain high until the next rising edge of the gate input.

Output: one-shot of N clock pulses on every trigger

Mode 1 : Hardware Retriggerable One-shot (2)


Retriggering:

retriggerable, hence the output will remain low for the full count after any rising edge of the gate input

New count:

If the counter is loaded during one shot pulse, the current one shot is not affected unless the counter is retriggered If retriggered, the counter is loaded with the new count and the one-shot pulse continues until the new count expires

Mode 1 : Hardware Retriggerable One-shot (3)



When loading a new count \emph{N} , the current counting will not be affected

Does not automatically repeat

Mode 2: Rate Generator (1)

Normal Operation:

The output will be initially high;

The output will go **low** for one clock pulse before the terminal count;

The output then goes **high**, the counter reloads the initial count and the process is repeated

Output: periodical signal with a period of N-1 clock pulses high and 1 clock pulse low

Mode 2: Rate Generator (2)

Gate disable:

If Gate=1 it enables a counting otherwise it disables counting (Gate=0) If Gate goes low during an low output pulse, output is set immediately high

New count:


The current counting sequence is not affected when the new count is written

If a trigger (a rising edge of GATE) is received after writing a new count but before the end of the current period, the new count will be loaded with the new count on the next CLK pulse and counting will continue from the new count

Otherwise, the new count will be loaded at the end of the current counting cycle

Note: In mode 2, a count of 1 is illegal. Why?

Mode 2: Rate Generator (3)



When loading a new count *N*, the current counting will not be affected

Automatically repeat on terminal count

Mode 3: Square Wave Rate Generator (1)

Normal Operation:


The output will be initially high;

For even count, counter is decremented by 2 on the falling edge of each clock pulse; when reaches terminal count, the state of the output is changed and the counter is reloaded with the full count and the whole process is repeated

For odd count, the first clock pulse decrements the count by 1. Subsequent clock pulses decrement the clock by 2. After timeout, the output goes low and the full count is reloaded. The first clock pulse (following the reload) decrements the count by 3 and subsequent clock pulse decrement the count by two. Then the whole process is repeated.

Output: if the count is odd, the output will be high for (n+1)/2 counts and low for (n-1)/2 counts.






Mode 3: Square Wave Rate Generator (2)

Gate disable:

If Gate is 1 counting is enabled otherwise it is disabled.

If Gate goes low while output is low, output is set high immediately. After this, When Gate goes high, the counter is loaded with the initial count on the next clock pulse and the sequence is repeated.



Mode 3: Square Wave Rate Generator (3)

New count:

The current counting sequence does not affect when the new count is written.

If a trigger is received after writing a new count but before the end of the current half-cycle of the square wave, the counter will be loaded with the new count on the next CLK pulse and counting will continue from the new count.

Otherwise, the new count will be loaded at end of the current half-cycle.

When loading a new count *N*, the current half will not be affected

Automatically repeat on terminal count

Mode 4: Software Triggered Strobe (1)

Normal Operation:

The output will be initially high;

The output will go ${\bf low}$ for one CLK pulse after the terminal count

Gate disable:

If Gate is one, the counting is enabled; otherwise, it is disabled


New count:

If a new count is written during counting, it will be loaded on the next CLK pulse and counting will continue from the new count. If the count is two byte then:

Writing the first byte has no effect on counting

Writing the second byte allows the new count to be loaded on the next CLK pulse

Mode 4: Software Triggered Strobe (2)



When loading a new count N, the actual number of CLK pulses in OUT is N+1

Automatically repeat

Mode 5: Hardware Triggered Strobe (Retriggerable) (1)

Normal Operation:

The output will be initially high;

The counting is triggered by the rising edge of the Gate

The output will go low for one CLK pulse after the terminal count


Retriagering

If the triggering occurs during the counting, the initial count is loaded on the next CLK pulse and the counting will be continued until the terminal count is reached

New count:

the current counting sequence will not be affected. If the trigger occurs after the new count but before the terminal count, the counter will be loaded with the new count on the next CLK pulse and counting will continue from there

Mode 5: Hardware Triggered Strobe (Retriggerable) (2)



When loading a new count *N*, the current counting will not be affected

Automatically repeat on terminal count

Programming Example

Example 1: Write a program to initialize counter 2 in mode 0 with a count of C030H.

Assume address for outrol register = 0BH, counter 0 = 08H, counter 1 = 09H
and counter 2 = 0AH

Sol.: Control word

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0		
SC_1	SC ₂	RW ₁	RW ₀	M ₂	M ₁	M ₀	BCD		
1	0	1	1	0	0	0	0	-	B0

Source Program

TRC Frogram
MOV AL, BOH
OUT OBH, AL ; Loads control word (BOH) in the control
; register.
MOV AL, 30H


OUT OAH,AL MOV AL,OCOH

OUT OAH, AL ; Loads higher byte (COH) of the count.

: Loads lower byte of (30H)the count.

Example & Quiz

The frequency of CLK is 2MHz, write initiation program to let counter 0 generate an interruption request after 100µs, let counter 1 generate 50% duty cycle square wave with a period of 10µs, and let counter 2 generate a negative pulse every 1ms.



MOV DX, 0FF07H MOV AL, 00010000B OUT DX, AL MOV AL, 01010110B OUT DX, AL

MOV DX, 0FF04H MOV AL, 200 OUT DX, AL MOV DX, 0FF05H MOV AL, 20 OUT DX, AL

MOV DX, 0FF07H MOV AL, 10110100B OUT DX, AL

MOV DX, 0FF06H MOV AX, 2000 OUT DX, AL MOV AL, AH OUT DX, AL ;counter 0, write LSB only, mode 0, binary

;counter 1, write LSB only, mode 3, binary


; initial count for counter $\boldsymbol{0}$

initial count for counter 1;

; counter 2, write LSB and MSB, mode 2 $\,$


; initial count for counter 2

Quiz




Lecture 09: Interrupts & 8259

Interrupts in 8086/8088



Main Program and ISR



An ISR is launched by an interrupt event (internal 'int xx', external NMI and INTR) . So ISR is 'separated' from main.

Categories of Interrupts

Hardware (external) interrupts
Maskable (from INTR)
Non-maskable (from NMI)
Software (internal) interrupts
Using INT instructions
Predefined conditional (exception) interrupts

Hardware Interrupts

Non-maskable interrupt

Trigger: NMI pin, input-signal, rising edge and two-cycle high activate

TYPE: INT 02

Not affected by the IF

Reasons:

E.g., RAM parity check error, interrupt request from co-CPU 8087

Hardware Interrupts

Maskable interrupt

Trigger: INTR pin, input-signal, high active

TYPE: No predefined type

IF = 1, enable; IF = 0, disable

STI sets IF, CLI clears IF

Reasons:

Interrupt requests of external I/O devices

Procedure for Processing Maskable Interrupts

CPU responds to INTR interrupt requests

External I/O devices send interrupt requests to CPU CPU will check INTR pin on the last cycle of an instruction: if the INTR is high and IF = 1, CPU

responds to the interrupt request

CPU sends two ~INTA signals to the I/O device After receiving the second ~INTA, I/O device sends the interrupt type N on the data bus

Procedure for Processing Maskable Interrupts

CPU executes the ISR of INT $\it N$

CPU reads the N from data bus

Push the FR in stack

Clear IF and TF

Push the CS and IP of the next instruction in stack Load the ISR entrance address and moves to the ISR At the end of the ISR, **IRET** will pop IP, CS and FR in turn, CPU returns to previous program and proceeds

Software Interrupts

INT xx instruction

An ISR is called upon instruction such as "INT xx" E.g., int 21h; Dos service

CPU always responds and goes execute the corresponding ISR

Not affected by the IF

You can "CALL" any ISR by using the INT instruction

Difference between INT & CALL

CALL FAR can jump anywhere within 1MB vs. INT jumps to a fix location (finding the corresponding ISR)

CALL FAR is in the sequence of instructions vs. an external interrupt can come in at any time CALL FAR cannot be masked (disabled) vs. an external interrupt can be masked

CALL FAR saves CS:IP of next instruction vs. INT saves FR + CS:IP of next instruction ${\sf N}$

last instruction: RETF vs. IRET

Software Interrupts

Predefined conditional interrupts

"INT 00" (divide error)

Reason: dividing a number by zero, or quotient is too large

"INT 01" (single step)

If TF = 1, CPU will generates an INT 1 interrupt after executing each instruction for debugging

"INT 03" (breakpoint)

When CPU hits the breakpoint set in the program, CPU generates INT 3 interrupt for debugging

Check the OF after an arithmetic instruction

"INT 04" (signed number overflow)
INTO instruction

MOV AX,0009H ADD AX,0080H

PUSHF POP AX

AND AX OFEFFH PUSH AX

Procedure for Processing Non-Maskable & Software Interrupts


For NMI

CPU checks NMI, generates INT 02 interrupt automatically regardless of ${\bf IF}$ and executes to the ${\rm ISR}$

For software (internal) interrupts

CPU generates INT $\it N$ interrupt automatically and executes to the corresponding ISR

Interrupt Vector Table of 8086/8088



Interrupt Priority


INT instruction has higher priority than INTR and NMI

NMI has higher priority than INTR For different external interrupt requests, different strategies can be used to determine their priorities.

Priority of INTR Interrupts

Software polling


The sequence of checking determines the priority



Priority of INTR Interrupts

Hardware checking

The location in the daisy chain counts



Vectored interrupt controller 8259

8259 is Programmable Interrupt Controller (PIC)

It is a tool for managing the interrupt requests.

8259 is a very flexible peripheral controller chip:

PIC can deal with up to 64 interrupt inputs


interrupts can be masked


various priority schemes can also programmed.

originally (in PC XT) it is available as a separate IC Later the functionality of *(two PICs)* is in the motherboards chipset.

In some of the modern processors, the functionality of the *PIC* is built in.


FIGURE 1 Block diagram and pin definitions for the 8259A Programmable Interrupt Controller (PIC). (Courtesy of Intel Corporation.)






Interrupt Nesting

Higher priority interrupts can interrupt lower interrupts



Exp. 3: Interrupts



Interrupt Example

```
INT_INIT PROC FAR
                                                MYIRQ PROC FAR
  CLI
                ; Disable interrupt
                                                  MOV AL, DS:[0]
  MOV AX, 0
                                                   XOR AL, 80H
  MOV ES, AX
                ; Set up IVT
                                                   MOV DS:[0], AL
  MOV BH, 0
  MOV CL, 2
                                                   MOV AL, 10000000B
  SHL BX, CL
                                                   MOV DX, L8255CS
  MOV WORD PTR ES:[BX], OFFSET MYIRQ
                                                   OUT DX, AL
  MOV WORD PTR ES:[BX + 2], SEG MYIRQ
                                                  MOV DX, L8255PC
MOV AL, DS:[0]
  STT
                                                   OUT DX, AL
INT_INIT ENDP
                                                   IRET
                                                MYIRQ ENDP
```

Lecture 10: BIOS and DOS Programming

BIOS and DOS Interrupts

You can use those useful subroutines within BIOS and DOS to implement your applications

You can "CALL" those subroutines by explicitly embedding BIOS and DOS interrupt instructions in your program

We study: INT 10h (BIOS interrupt) and INT 21h (DOS interrupt)

Each one can perform many functions
See Appendices D and E for the complete function lists

BIOS INT 10H Programming

INT 10H subroutines are burned into the ROM BIOS (in 80x86-based IBM PCs)

Used to communicate with the computer's screen video

E.g., changing the color of characters or background color, cleaning the screen, changing the location of the cursor, drawing lines on the screen

By setting AH with different values, you can "call" those functions

Scrolling Window

Scroll window up

AH=06h

Additional Call Registers

AL = number of lines to scroll

BH = display attribute

CH = y coordinate of top left

CL = x coordinate of top left

DH = y coordinate of lower right

Scroll window down

AH=07h

Additional Call Registers
AL = number of lines to scroll
BH = display attribute
CH = y coordinate of top left
CL = x coordinate of lower right
DH = y coordinate of lower right
DL = x coordinate of lower right

DL = \dot{x} coordinate of lower right DL = \dot{x} coordinate Note: If AL = 0, the entire window is blank.

Code example: clear the screen

MOV AX,0600H ;scroll entire screen
MOV BH,07 ;normal attribute
MOV CX,0000 ;start at 00,00
MOV DX,184FH ;end at 24,79 (hex = 18,4F)
NT 10H ;invoke the interrupt

Set cursor position

AH=02h

Additional Call Registers
BH = page number
DH = row

DL = column

Example 4-1

Write the code to set the cursor position to row = 15 = 0FH and column = 25 = 19H.

Solution:

MOV AH,02 MOV BH,00 MOV DL,25 MOV DH,15 set cursor option page 0 column position row position invoke interrupt 10H

Set Video Mode

AH=00h

In text mode, the screen is viewed as a matrix of rows and columns of characters

E.g., AL = 03h: VGA 80x25 chars, 16 colors

In graphics mode, the screen is viewed as a matrix of horizontal and vertical pixels

Each pixel can have different color

The size of video memory decides the number of pixels and colors

E.g., AL = 13H: VGA 320x200 pixels, 256 colors

Draw Pixel

AH=0CH

Additional Call Registers
BH = page number
DH = row

DL = column

(b) Set the mode to VGA of 230x/00 read (c) Draw a horizontal line starting at column (c) Be 20 cm (c

Example 4-5

ing at column – 100, row = 50, and ending at col

SCROLL THE SCREEN
MORALA ATTRIBUTE
PROM ROW-60
PROM ROW-60
PROM ROW-61
NAME INTERRUPT TO CLEAR SCREEN
SET MODE
MODE =114 V32 HIGH RESOLUTION)
INVOKE INTERRUPT TO CHANCE MODE

PIXELS = WHITE INVOKE INTERRUPT TO DRAW LINE INCREMENT HORIZONTAL POSITION DRAW LINE UNTIL COLUMN = 200

DOS Interrupt 21H

Provided by MS-DOS

Based on BIOS-ROM

After the DOS is loaded into the memory, you can invoke INT 21H to perform some extremely useful

E.g., input from keyboard, display results on screen By setting AH with different values, you can invoke those functions

Output String on Screen

AH=09H

Can be used to send a set of ASCII data to the monitor

DX is set to the offset address of the ASCII string to be displayed (DS is assumed to be the data segment) All characters will be displayed until it encounters the

DATA ASC DB 'The earth is but one country','\$'

dollar sign "\$"

MOV DX,OFFSET DATA_ASC ;DX= offset address of data MOV

Option 09 to display string of data invoke the interrupt

Exit to DOS

AH=4CH

AL=00H

MOV AX, 4C00H INT 21H

Lecture 11: Serial Data Communication & 8251

Data Communication

Data transmission is the transfer of data from point to point often represented as an electromagnetic signal over a physical communication channel

A communication channel refers to the medium used to convey information from a sender (or transmitter) to a

Examples: copper wires, optical fibbers or wireless communication channels.

Two Ways: Parallel & Serial

Parallel data transfers:

Each bit uses a separate line (wire)

Often 8 or more lines are used

Control signals in addition

Fast & expensive & for short-distance communication

Serial data transfers:

One single data line

Bits are sent over the line one by one

No dedicated lines for control signals

Cheap & slow & for long-distance communication

The Whole Picture of Serial Communication

The sender and receiver need a <u>protocol</u> to make sense of data: •e.g., how the data is packed, how many bits constitute a character, when the data begin and end



DTE- Data Terminal Equipment, usually a computer.

DCE- Data Communication Equipment, usually a modem.

Serial interface –ICs such as 8251A,16550, and 8250, connecting DTE and DCE.

Serial Communication

Data transfer rate Synchronization methods Communication modes Error detection

Modulation and Demodulation

Data Transfer Rate

Symbol rate, a misnomer is baud rate

The number of distinct <u>symbol</u> or <u>pulse</u> changes (signaling events) made to the transmission medium per second in a digitally modulated signal or a line code, quantified using the baud unit

Each symbol can represent one (binary encoded signal) or several bits of data

Bit rate

the number of <u>bits</u> that are conveyed or processed per unit of time, quantified using the <u>bits per second</u> (**bit/s** or **bps**) unit

Synchronization Methods

Asynchronous serial communication:

Transfer one byte at a time

The starting of each byte is asynchronous, and therefore each byte needs synchronization between the sender and the receiver using <u>start bit</u>.


Synchronous serial communication:

Transfer a block of data at a time

The sender and the receiver are synchronized at the beginning of data transfer using synch characters.

Asynchronous Transmission


- In asynchronous transmission, the receiver clock (R×C) runs unsynchronized with respect to the incoming signal (R×D).
- Each character (byte) is encapsulated between an additional start bit and one or more stop bits.
- The state of the signal on the transmission line between characters is idle state.



Asynchronous Transmission


Example


Construct the transmitted frame using asynchronous transmission mode which contains the following data: GO. Assume that the number of stop bits is 2 and parity bit is used.



Asynchronous Transmission


Principle of Operation and Timing:







Amplitude/Phase Distortions




Asynchronous Transmission

Bit Synchronization in Asynchronous Transmission:

- The local receiver clock is N times the transmitted bit rate (N=16 is common).
- The first 1→0 transition is associated with the start bit.
- Each bit is sampled at the center to avoid delay distortion problem.
- After the first transition is detected, the signal is sampled after N/2 clock cycles and then subsequently after N clock cycles for each bit in the character.


Asynchronous Transmission

Bit Synchronization in Asynchronous Transmission:




Asynchronous Transmission

Bit Synchronization in Asynchronous Transmission:




Asynchronous Transmission

Bit Synchronization in Asynchronous Transmission:



Asynchronous Transmission


Principle of operation and Timing:



Asynchronous Transmission


Character Synchronization in Asynchronous Transmission:

 After the start bit is detected, the receiver achieves character synchronization simply by counting the programmed number of bits.



Synchronous Transmission


 The complete block or frame of data is transmitted as a contiguous stream with no delay between each 8-bit element.



Synchronous Transmission

Bit Synchronization using Synchronous Transmission:


- With synchronous transmission, the receiver clock (R×C) operates in synchronism with the received data signal (R×D).
- Clock Encoding and Extraction: The clock information is embedded into the transmitted signal and subsequently extracted by the receiver.



Synchronous Transmission


Bit Synchronization using Synchronous Transmission:

Clock Encoding and Extraction:




Synchronous Transmission


1. Character-Oriented Synchronous Transmission:



Synchronous Transmission



Communication Modes



Error Detection

Parity bit

Used in asynchronous serial communication

Put an extra parity bit at the end of each character Even-parity: the data and the parity bit has an even number of 1s; odd-parity

CRC Calculation

k-bit data, *n*-bit CRC: $\frac{M(X) \times X^n}{G(X)}$ Example:

- Given G(x)= x³ + x² + 1 ->1101, (take the coefficients of the polynomial, n=3)
- ❖ If data is 1010110, M(x) * Xⁿ → 1010110000
- CRC = 1010110000%1101 (the remainder of binary division, using XOR operation)

Modulation and Demodulation


It is not suitable to transmit digital signals directly on a channel for a long distance signal distortion

Need to modulate digital signals and get analog signals at the sender, and demodulate the analog signals and get the original digital signals

Three parameters (Amplitude, frequency, phase) of the carrier can be used for the modulation and demodulation purpose

Amplitude-Modulating (AM) Frequency-Shift Keying (FSK) Phase-Shift Keying (PSK)

Modulation and Demodulation



8251 USART Chip


Capable of doing both asynchronous and synchronous data communication

synchronous: baud rate 0-64K, characters can be 5, 6, 7, or 8 bits, automatically detect or insert sync characters


Asynchronous: baud rate 0-19.2K, characters can be 5, 6, 7, or 8 bits, automatically insert start, stop and parity bits, TxC and RxC clocks can be 1, 16, or 64 times of the baud rate

Full duplex, double-buffered Error checking circuit


8251



8251 Communication Interface



Interfacing to 8088



C/D	RD/	WR/	CS/	Function
0	0	1	0	8251A DATA → DATA BUS
0	1	0	0	DATA BUS → 8251A DATA
1	0	1	0	STATUS → DATA BUS
1	1	0	0	DATA BUS → Control
Х	1	1	0	DATA BUS → 3-STATE
Х	Х	Х	1	DATA BUS → 3-STATE

8251 Signals

The 8251A is doubled-buffered. This means that one character can be loaded into a data-out buffer register while another character is being shifted out of the actual transmit shift register.

The TxRDY output of the 8251A will go high when:

- The data-out buffer register is Empty for another character from the CPU.
- The CTS/ input has been asserted low.
- □ The transmit-enable (TxEN) bit of the 8251A's command word is


The TxEMPTY output of the 8251A will go high when both the data-out buffer register and the transmit shift register are empty.

The RxRDY output of the 8251A will go high when:


- The data-in buffer register is full and is ready to be read by the CPU.
- ☐ The receive-enable (RxE) bit of the 8251A's command word is set.

If the CPU does not read a character from the **data-in buffer register** before another character is shifted in, the first character will be overwritten and lost.

8251 Mode Word



8251 Command Word



8251 Command Word

Initializing the \mbox{TxEN} bit to 1 will enable the transmitter section of the 8251A and the \mbox{TxRDY} output.

Initializing DTR/ bit to 1 will cause the DTR/ output of the 8251A to be asserted low. This signal is used to tell a modern that a PC or terminal is operational.

Initializing RxE bit to 1 will enable the RxRDY output of the 8251A.

Initializing **SBRK** bit to 1 will cause the 8251A to output characters of 0's including start bits, data bits, and parity bits (**break character**). A break character is used to indicate the end of block of transmitted data.


Initializing ER bit to 1 will cause the 8251A to reset the parity, overrun, and framing error flags in the 8251A status register.

Initializing RTS bit to 1 will cause the 8251A to assert its request-to-send (RTS/) output low. This signal is sent to a modem to ask whether a modem and the receiving system are ready for a data character to be sent.


Initializing IR bit to 1 will cause 8251A to be internally reset. After the software- reset command, a new mode word must be sent.

Initializing EH bit to 1 will cause 8251A to enter hunt mode (search for SYN characters, and is used only in synchronous mode.

8251 Status Word



Initializing 8251A



8251A Internal Reset on Power-Up

When power is first applied, the 8251A may come up in the mode, SYN character or command format.

It is safest to execute the worst-case initialization sequence (SYNC mode with two SYN characters). Loading three 00H consecutively into the device with C/#D = 1.

An internal reset command (40H) may then be issued to return the device to mode word.

The **mode word** must then be issued, and followed by the **command word**.

8251 Programming Example

Use 8251 to transfer 256 characters in asynchronous mode, assuming that the port addresses are 208H and 209H, the baud factor is 16, and 1 stop bit, 1 start bit, no parity bit, and 8-bit character are used.

Solution: Sender side: data is stored in Buf1

```
MOV AL, 01001110B
OUT DX, AL
MOV AL, 00110111B
OUT DX, AL
MOV CX, 256
LEA DI, Buf1
                                                                                          ; mode word
MOV DX,209H
MOV AL,00H
                         ;worse-case init.
                                                                                           : command word
OUT DX, AL
                                                                                           ; to send 256 char.
CALL DELAY
                                                      MOV CX, 256
IN AL, DX
AND AL, 01H
JZ NEXT
MOV AL, [DI]
MOV DX, 208H
OUT DX, AL
MOV AL,00H
                                                                                           ; status word
; TxRDY?
OUT DX, AL
CALL DELAY
MOV AL,00H
OUT DX, AL CALL DELAY
                                                                                           ; data register 208H ; send the char.
MOV AL,40H
OUT DX, AL
                         ;reset command
                                                        INC DI
```

8251 Programming Example

```
Receiver side: data will be stored in Buf2
Data segment
buf2 DB 256 dup(?)
                                       MOV AL, 01001110B ; mode word
                                       OUT DX, AL
Data ends
                                       MOV AL, 00110111B ; command word
                                      OUT DX, AL
MOV CX, 256
                                                        ; to receive 256 char.
     MOV DX,209H
                                       MOV SI, 0
     MOV AL,00H
OUT DX, AL
                                 NEXT: MOV DX. 209H
                                       IN AL, DX
     CALL DELAY
                                       AND AL, 02H
                                                            : RxRDY?
     MOV AL.00H
     OUT DX, AL
                                       JZ NEXT
                                       MOV DX, 208H
     CALL DELAY
                                      IN AL, DX
MOV buf2[SI], AL
                                                            ; receive a char
     MOV AL,00H
     OUT DX, AL
     CALL DELAY
                                       LOOP NEXT
                     ; reset
     MOV AL.40H
     OUT DX, AL
```