Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.
You must be logged in to block users.
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
32-bit Superscalar RISC-V CPU
Verilog 501 94
RISC-V CPU Core (RV32IM)
Verilog 688 153
Various HDL (Verilog) IP Cores
Verilog 468 169
Basic RISC-V Test SoC
Verilog 55 23
720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)
C 179 31
Instruction set simulator for RISC-V, MIPS and ARM-v6m
C++ 57 10
Seeing something unexpected? Take a look at the GitHub profile guide.
ultraembedded
Follow
ultraembedded
Follow
