Skip to content
Avatar
  • UK

Sponsors

@clacktronics @isomoye @seanjensengrey

Achievements

Achievements

Block or Report

Block or report ultraembedded

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned

  1. 32-bit Superscalar RISC-V CPU

    Verilog 241 47

  2. RISC-V CPU Core (RV32IM)

    Verilog 312 66

  3. Various HDL (Verilog) IP Cores

    Verilog 297 115

  4. Basic RISC-V Test SoC

    Verilog 20 9

  5. USB2Sniffer: High Speed USB 2.0 capture (for LambdaConcept USB2Sniffer hardware)

    Verilog 17 8

  6. 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)

    C 134 18

230 contributions in the last year

Jun Jul Aug Sep Oct Nov Dec Jan Feb Mar Apr May Jun Mon Wed Fri

Contribution activity

June 2021

Created 1 repository

Created a pull request in trabucayre/openFPGALoader that received 8 comments

Add support for Digilent Digital Discovery and Analog Discovery 2

Add support for Digilent Digital Discovery and Analog Discovery 2 (openFPGALoader -c digilent_ad). I have tested this on my Digilent Digital Discov…

+6 −2 8 comments
Opened 1 other pull request in 1 repository
trabucayre/openFPGALoader
1 merged

Seeing something unexpected? Take a look at the GitHub profile guide.