Skip to content
  • UK


@clacktronics @seanjensengrey



Block or Report

Block or report ultraembedded

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse


  1. biriscv Public

    32-bit Superscalar RISC-V CPU

    Verilog 301 59

  2. riscv Public

    RISC-V CPU Core (RV32IM)

    Verilog 366 83

  3. cores Public

    Various HDL (Verilog) IP Cores

    Verilog 315 123

  4. Basic RISC-V Test SoC

    Verilog 27 13

  5. FPGAmp Public

    720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)

    C 140 20

  6. Instruction set simulator for RISC-V, MIPS and ARM-v6m

    C++ 29 5

158 contributions in the last year

Sep Oct Nov Dec Jan Feb Mar Apr May Jun Jul Aug Sep Mon Wed Fri

Contribution activity

Seeing something unexpected? Take a look at the GitHub profile guide.