Skip to content
Avatar
  • UK

Sponsors

@seanjensengrey
Block or Report

Block or report ultraembedded

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned

  1. biriscv Public

    32-bit Superscalar RISC-V CPU

    Verilog 502 95

  2. riscv Public

    RISC-V CPU Core (RV32IM)

    Verilog 691 157

  3. cores Public

    Various HDL (Verilog) IP Cores

    Verilog 469 169

  4. riscv_soc Public

    Basic RISC-V Test SoC

    Verilog 55 23

  5. FPGAmp Public

    720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)

    C 179 32

  6. exactstep Public

    Instruction set simulator for RISC-V, MIPS and ARM-v6m

    C++ 57 10

0 contributions in the last year

Dec Jan Feb Mar Apr May Jun Jul Aug Sep Oct Nov Mon Wed Fri

Contribution activity

December 2022

ultraembedded has no activity yet for this period.

Seeing something unexpected? Take a look at the GitHub profile guide.