Skip to content
Pro
Block or report user

Report or block ultraembedded

Hide content and notifications from this user.

Learn more about blocking users

Contact Support about this user’s behavior.

Learn more about reporting abuse

Report abuse
Block or report user

Report or block ultraembedded

Hide content and notifications from this user.

Learn more about blocking users

Contact Support about this user’s behavior.

Learn more about reporting abuse

Report abuse

Pinned

  1. 32-bit Superscalar RISC-V CPU

    Verilog 18 2

  2. RISC-V CPU Core (RV32IM)

    Verilog 98 26

  3. Various HDL (Verilog) IP Cores

    Verilog 115 63

  4. Basic RISC-V Test SoC

    Verilog 8 3

  5. Forked from riscv/riscv-linux

    RISC-V Linux Port (supporting RV32IM - CPUs without atomic extensions)

    C 2

  6. Trivial RISC-V Linux binary bootloader

    C 1 1

223 contributions in the last year

Apr May Jun Jul Aug Sep Oct Nov Dec Jan Feb Mar Mon Wed Fri

Contribution activity

Seeing something unexpected? Take a look at the GitHub profile guide.

You can’t perform that action at this time.