			Planning																			
Proje	Project: 16 bit Kogge-Stone ad																					
Project group: 5			Date: 160310									Reviewed:										
Cust	omer: Martin Nielsen-Lön		Version: P3A									Johannes Klasson										
Cour	rse: TSEK06		Author: JI																			
000.	ACTIVITIES	TIME	WHO				TIME PLAN					N (week number)										
no De	escription	hours	Initials	4	5	6	7	8											19 2	20 21		
	efine structure of the SPI unit		JI, JK	_	9,5		<u>'</u>	2,		10	- '	12	10	17	10	10		-		0 2 1	<u>'</u>	
	pplement counters in Verilog-A		JI, JK	Н	4		\vdash	_,										+	+	+	1	
	plement control logic in Verilog-A		JI, JK			10											_	+	十	+		
	pplement 1:4 decoder in Verilog-A		JI, JK			5,											_	+	$^{+}$	+	4,	
	tegrate to high level design of SPI		JI, JK			17											_	+	$^{+}$	+		
	mulation and test of high level design (SPI)		JI, JK				13	6									_	+	+	+	┪_	
	plement transistor level design of the SPI unit	_	JI, JK					6	1,								7	\dashv	\dagger	+	22	
	mulation and test of transistor design (SPI)		JI, JK					_	12	0	\vdash						7	\dashv	\dagger	+	7,	
	nplement layout level design of SPI unit		JI, JK	Н			\vdash		Ī	Ť			25	25	25	25	\dashv	+	+	\top		
	mulation and test of layout (SPI)		JI, JK	П			\vdash										20	+	+	\top		
	efine structure of the adder		JT, AY		3													\dashv	\dagger			
20 Im	nplement Generate calculation logic in Verilog-A		JT, AY		1												\dashv	\dashv	+	1		
	nplement Propagate calculation logic in Verilog-A		JT, AY		1											П	\exists	\dashv	\dagger			
	nplement Sum calculation logic in Verilog-A		JT, AY		1												\exists	\dashv	\top		,	
	tegrate to high level design of adder		JT, AY				17										\neg	\dashv	\top			
	mulation and test of high level design (adder)		JT, AY				3,			32								\dashv	\top		_	
	pplement transistor level design of the adder unit		JT, AY					12	7									1	\dagger		2	
	mulation and test of the transistor design (adder)		JT, AY					3	12	0								1	\dagger			
27 Im	pplement layout level design of adder unit		JT, AY										25	20	20	20			T			
_	mulation and test of layout (adder)		JT, AY														20		T			
29 De	efine structure of the comparator	5	JT		0											П			T			
30 In	nplement bit comparator in Verilog-A	5	JI			0													T			
31 In	tegrate to high level design of the comparator	10	JI			2												T	T			
32 Si	mulation and test of the high level design (comparator)	5	JI				2											T	T			
33 In	plement transistor level design of the comparator unit	20	JT, AY					0	0									T	T		2	
34 Si	mulation and test of the transistor design (comparator)	10	JT, AY							0									T		1	
35 In	plement layout level design of comparator unit	20	JT, AY										20	20					T		-:	
36 Si	mulation and test of layout (comparator)	10	JT, AY												10				T			
37 Of	ff-chip hardware interface	30	JI, JH, JT, AY															15 1	15			
38 D	ocumentation and presentation	60	JI, JH, JT, AY	28			35	14	2	19								1	10 2	20	-	
39 M	eetings	60	JI, JH, JT, AY		11	0	0	0	5,	4,5			4	4	4	4	4	4	4	4 4	1	
40 Bu	uffer time	80	JI, JH, JT, AY					6					5	5	5	5	5	5	5 1	0 0	2	
41 Hi	gh level integration (System)	15	JI, JH, JT, AY				14															
42 Tr	ransistor level integration	10																			1	
43 La	ayout level integration	15	JI, JH, JT, AY															30] -	
44 Im	nplementation of test bench for SPI	5	JH			0																
45 lm	nplementation of test bench for generator	5	JI		0																	
46 Im	nplementation of testbench for adder	10	AY		0			5											T			
47 Im	nplementation of test bench for comparator	5	JT		0														T			
48 Im	nplementation of test bench for the complete system	20	JI, JH, JT, AY				15		7												-:	
	um, number of hours	755			30,5	24	00		47		0	^	70	74	64	E 4	40	- 4 6	34 3	34 4	1 (