# TSEK06 Transistor-Level Design Report

Group 5

Editor: Johannes Klasson

Version P1A

#### Status

Reviewed	Johannes Klasson	2016-03-10
Approved	Martin Nielsen-Lönn	-

# PROJECT IDENTITY

 $\begin{tabular}{ll} VT, 2016, Group 5 \\ Linköpings Tekniska Högskola, ISY \end{tabular}$ 

#### ${\bf Group\ members}$

Name	Responsibility	Phone	E-mail								
Johan Isaksson	Project Leader	070-2688785	johis024@student.liu.se								
Johannes Klasson Document Manager 073-8209003 johkl226@stud											
Jonas Tarassu	VLSI Designer	070-5738583	jonta760@student.liu.se								
Alexander Yngve	VLSI Designer	076-2749762	aleyn573@student.liu.se								

 $\mathbf{Customer} \colon \mathrm{ISY}$ 

Contact at customer: Martin Nielsen-Lönn Course resposible: Atila Alvandpour Consultant: Martin Nielsen-Lönn CONTENTS March 11, 2016

# ${\bf Contents}$

1	Introduction	1
2	Block Level Description  2.1 SPI-in/PRBS  2.2 SPI out  2.2.1 Shift register  2.2.2 Control logic  2.2.3 Protocol	1 1 2 2 3 3
	2.3 16-bit Kogge-Stone Adder	3
3	3.3 Comparator	5 5 6 6 6
4	Pad Assignment and Early Test Plan	6
5	Risks and Delays	7
A	Time Plan	8
В	B.2 SPI Out	9 12
	R 3 Adder	1/

CONTENTS March 11, 2016

## Document history

Version	Date	Changes	Performed by
P1A	2016-03-10	First draft	Johan Isaksson

#### 1 Introduction

This document describes the state of the 16-bit Kogge-Stone adder project in the course TSEK06 after finishing the transistor level design. The meaning of transistor level is that the every basic logic gate is implemented with 0.35 µm CMOS transistors. The main reason for doing this is to be able to simulate all logic to make sure that everything works as intended. Updated block diagrams can be found in section 2, simulation results in section 3 together with appendix B. A small risk analysis can be found in section 5. In appendix A the time plan for the next phase can be found.

## 2 Block Level Description

Much of the block level descriptions can be seen in the high level report, but the transistor view of the leaf-cells will be described in this chapter. To find good sizes for our gates we used a very simple sizing strategy. Start small, and if the signal is to weak to drive the components, we just size it up and if necessary, make a buffer for it. The transistor schematic of the basic blocks like AND, OR, DFF etc. are simple enough to leave out the description for them. In Fig. 1 an updated block diagram of the complete system can be seen.




Figure 1 – Top level block diagram.

The updated diagram contains additional registers for synchronizing the signal before and after the comparator. This was done to provide more stable signals to the comparator and to have a more easily interpreted BISTout signal. The drawback is that the BISTout signal is available two clock cycles after the addition took place which isn't very much of a problem.

#### 2.1 SPI-in/PRBS

This module only use basic leaf-cells at the transistor level. However, there are a few noteworthy things regarding the sizing of these basic blocks. Some of the signals are connected to a large amount of devices (60+), which means that the signal gets really weak. This was solved by just making the gates a bit bigger, or by using a buffer. SPI\_en is using a 9x buffer, SPI\_clk is using a 27x buffer and test\_mode is using a 9x buffer. Clk\_en is the result from an OR gate, and the NOR gate inside it is 6 times bigger and the inverter is 18 times bigger than our reference inverter.


2.2 SPI out March 11, 2016

#### 2.2 SPI out

This chapter will describe the SPI output module.

#### 2.2.1 Shift register

The output consist of a 68 bit shift register where each cell in the register contains one D flip-flop and one multiplexer. As we have transistor schematics for both the flip flop and the multiplexer nothing had to be changed to the individual cells.



 ${\bf Figure} \ {\bf 2} - {\bf Shift} \ {\bf register} \ {\bf cell}$ 

#### 2.2.2 Control logic

As all verilogA code were replaced by transistor schematics, the problem with this design got exposed. Each of the four enable signal has a large fan out as they are connected to 17 cells in the shift register.

The solution was to size the the multiplexer generating the control signals. The last internal block that includes this multiplexer can be seen in Fig. 3.




Figure 3 – Functional block containing an AND and a MUX.

By testing we found that a MUX that is approximately six times larger should be sufficient. In Fig. 4 the schematic of the sized multiplexer, implemented using NAND and an inverter is shown.




Figure 4 – Sized multiplexer.

#### 2.2.3 Protocol


Due to a misunderstanding in the group regarding if the SPI clock should be kept high or low during the high time of the SPI enable signal, the data on the SPI output is now available for read already on the first falling edge of the SPI clock. This is possible because the the clock is kept low during high time of SPI enable so that the data can be written to the output at the first rising edge as usual but the first falling edge will come afterwards instead.

#### 2.3 16-bit Kogge-Stone Adder

The Kogge-Stone adder consists of several simple blocks connected in a complex way. The adder has been significantly changed since the high-level design phase. The <code>yellow</code> block has been split into two blocks <code>yellow\_inv\_in</code> and <code>yellow\_inv\_out</code>, which can be seen in Fig. 5. The <code>yellow\_inv\_in</code> block takes inverted input signals and gives non-inverted output. The <code>yellow\_inv\_out</code> block takes non-inverted inputs and gives inverted output. This arrangement saves a lot of gates. The <code>yellow\_carry</code> block has been split in the same way.

Because of the inverted signals from <code>yellow\_inv\_out</code> some <code>sum</code> blocks have been replaced with XNOR gates. A couple of inverters have also been added in some places to make sure the new blocks gets the correct input.

All transistors in the adder are minimum sized to achieve maximum performance when it comes to speed. This is possible since the gates have a low fan out.



 ${\bf Figure}~{\bf 5}-{\rm The~new~yellow~blocks}.$ 

To save space, new switch nets were created for the generate calculation of the *yellow* blocks. The new nets can be seen in Fig. 6 and 12. By doing this the transistor count is cut in half.




Figure 6 – Generate part of yellow\_inv\_in.




Figure 7 – Generate part of yellow\_inv\_out.

#### 3 Simulation Results

This section describes the high level simulation results. All files referenced to in this section can be found in the attached zip-file.

#### 3.1 SPI In

The first thing to test in the system is where it all begins, at the input. The basics of it can be seen in test\_spi\_receive. As can be seen, as soon as the SPI\_enable signal goes low and the SPI\_clk starts we start to receive one bit on every positive edge. The data is then shifted trough all of the 16 registers. As the 16th bit is shifted in, the first load signal is triggered. Every 16 bits after that another load signal is triggered, and this can be seen in test\_spi\_load. One can also see that once the last load signal is triggered, SPI\_enable goes high again.

The last thing in the SPI\_in module to test is how the data travels out of the PRBS registers. This can be seen in test\_spi\_prbs. One important thing to note is that as soon as SPI\_enable goes high, the registers are triggered on the system clock. As one can see in the figure, the first bit is ready for a long time, and as soon as the last bit is ready, we start to add at full speed. And after the four bits are done the system continues to add the pseudo random numbers.

#### 3.2 Kogge-Stone Adder

The simulation of the adder can be seen in Appendix B Fig. 13. The input sequence for A, B and cin is 0xFFFF, 0x0000 and 1 respectively. This sequence should generate the worst case propagation delay which in our case, as can be seen in the simulation, is 1.36 ns. The reason to why the propagation delay is measured between the LSB bit of the A signal and cout is because cin is generated through an ideal voltage source which is set to high in this case. The A signal on the other hand is generated through a clocked test generation block written in VerilogA. The BISTout signal, which indicates if the addition was carried out successfully or not goes high two clock pulses after the data was fed into the adder, just as intended.

3.3 Comparator March 11, 2016

#### 3.3 Comparator

The simulation of the comparator was left out since the comparator block is part of the test bench for the adder. All outputs from the adder goes into the comparator together with a Corr-sum signal. If these two signals matches, meaning the addition was carried out correctly in the adder, BISTout goes high.

#### 3.4 SPI Out

The critical parts of this module are the events after a transition on the spi enable signal. In the image spi\_out\_control a simulation of the behaviour when the SPI enable goes high. The simulation shows that the buffering of the signals successfully achieved satisfying rise and fall times For the enable signals.

When spi enable goes low, the four enable signals are the same as the spi clock which can be seen in the image spi\_out\_control2.

#### 3.5 Top Level

One can get a overall picture of the behaviour of the system by looking at at the simulations in the order spi\_receive, spi\_prbs and last the spi\_out. This is possible because all this simulations are part of a bigger one. The Kogge-Stone adder was left out here for simplicity.

# 4 Pad Assignment and Early Test Plan

Table 1 shows the pin assignments for the chip.

 ${\bf Table} \ {\bf 1} - {\rm Pin} \ {\rm assignments}$ 

Name	Direction	Type	Description
Vdd1	INOUT	Analog	Will provide most of the system with power and will be a
			steady 3.3 V.
Vdd2	INOUT	Analog	Will provide the adder with power and it might vary from
			3.3 V downto threshold-voltage.
GND	INOUT	Analog	Ground.
Clk	IN	Digital	This is the clock for the adder, some registers and control
			logic. Should have a frequency of at least 200 MHz at 3.3 V.
			Will be lower as we decrease the voltage of Vdd2.
SPI_clk	IN	Digital	This clock is used by the input and output unit and should
			be at least five times slower than the system clock. Should
			also be low if SPLen is inactive.
SPI_en	IN	Digital	Active low. Should go high on the first negative flank of
			SPI_clk after the last value is read.
SPLin	IN	Digital	Updates it's value as soon as SPLen goes low, and should
			have it's value ready on the first positive flank of SPLclk,
			since this is when we read the value. The value of SPLin
			should then be updated on every negative flank of SPL-clk.
SPI_out	OUT	Digital	The data is available for read on the first falling edge of
			SPI_clk after SPI_en has gone active.
BISTout	OUT	Digital	If the IN-data is correct, BISTout should be constant high
			after the first addition is done until the the PRBS-bit is set.
Cin	IN	Digital	Used to measure propagation delay.
Cout	OUT	Analog	Used to measure propagation delay.
Sum15	OUT	Analog	Used to measure propagation delay.

# 5 Risks and Delays

During the transistor level design there hasn't been any considerable delays. The only thing that is an issue is that all members in the group has quite different schedules which sometimes can hinder cooperation. However the group has solved this by using good tools for project tracking (Trello) and communication (Slack). This has helped considerably with the delegation of tasks and keeping track of what needs to be done.


During the next phase of the project, cooperation will be more important since the tasks will be harder. We will need to plan ahead and schedule occasions where we all can meet and work together.

# A Time Plan

			Planning																		
Pr	oject: 16 bit Kogge-Stone ad																				
Project group: 5			Date: 160310									Re	evie	ew	ed:	:			П		Т
Cu	stomer: Martin Nielsen-Lön		Version: P3A										Jol	har	nes	s KI	ass	son			
Cc	ourse: TSEK06		Author: JI											Ė	Ť						
_	ACTIVITIES	TIME	WHO					TI	ME	: Pl	ΔΙ	u 6	w <sub>0</sub>	ماد	nu	mh	\or		+	+	
10	Description	hours	Initials	4	5	6	7	8				_	_	_	_	_	_	<b>)</b> 18 1	9 2	0 2	₁T
1	Define structure of the SPI unit		JI. JK	7	9.5	0	-	2.	9	10		12	10		10	10		10 1	9 2	0 2	4
2	Implement counters in Verilog-A	10	- / -		4	H		۷,									$\dashv$	$\vdash$	+	+	+
3	Implement control logic in Verilog-A	_	JI, JK	$\vdash$	_	10	Н		$\dashv$		Н	Н	Н			Н	$\dashv$	$\vdash$	+	+	┨
4	Implement 1:4 decoder in Verilog-A		JI. JK	╁		5.	Н		$\dashv$		Н	Н	Н			Н	$\dashv$	+	+	+	٦.
-1	Integrate to high level design of SPI	10	- / -	$\vdash$		17	Н		$\dashv$		Н	Н	Н			Н	$\dashv$	$\vdash$	+	+	╣
6	Simulation and test of high level design (SPI)	5	JI, JK	╁		17	13	6	$\dashv$		Н	Н	Н			Н	$\dashv$	+	+	+	$\dashv$
7	Implement transistor level design of the SPI unit	30	<u> </u>	$\vdash$		$\vdash$	.5	6	1.		Н	Н	Н	H	H	Н	$\dashv$	+	+	+	٦.
8	Simulation and test of transistor design (SPI)	20	- , -	$\vdash$		$\vdash$	H	U	12	0	Н	Н				Н	$\dashv$	$\vdash$	+	+	١
9	Implement layout level design of SPI unit	_	JI, JK	$\vdash$		$\vdash$	H	$\dashv$	14	U	Н	$\vdash$	25	25	25	25	$\dashv$	+	+	+	$\dashv$
9	Simulation and test of layout (SPI)	20	·	+		$\vdash$	H	$\dashv$	-		H	Н	20	20	20		20	$\vdash$	+	+	+
19	Define structure of the adder		JT, AY	+	3	$\vdash$	H	$\dashv$	$\dashv$		Н	Н	Н	Н			20	$\vdash$	+	+	$\dashv$
9	Implement Generate calculation logic in Verilog-A		JT, AY	+	1	$\vdash$	H	1	-		H	Н	Н	H	H	Н	$\dashv$	$\vdash$	+	+	$\dashv$
1	Implement Propagate calculation logic in Verilog-A		JT, AY	+	1	H	H		-								$\dashv$	+	+	+	┨
2	Implement Sum calculation logic in Verilog-A		JT. AY		1			1									$\dashv$	H	+	+	┨
3	Integrate to high level design of adder		JT, AY	╁	_ '		17	-	$\dashv$		Н	Н	Н			Н	$\dashv$	+	+	+	┥
4	Simulation and test of high level design (adder)		JT, AY	$\vdash$		-	3.		-	32							$\dashv$	$\vdash$	+	+	4
25	Implement transistor level design of the adder unit	_	JT, AY	$\vdash$		-		12	7	32		-					$\dashv$	+	+	+	┨
26	Simulation and test of the transistor design (adder)		JT, AY	+		-		-	12	0		-					$\dashv$	$\vdash$	+	+	┨
7	Implement layout level design of adder unit		JT, AY	╁		H	Н	3	12	U		Н	25	20	20	20	$\dashv$	+	+	+	┥
28	Simulation and test of layout (adder)		JT. AY	+		-		-	-			-	25	20	20		20	$\vdash$	+	+	┨
	, , ,	5	JT JT	-	0	H	H		-			-					20	$\vdash$	+	+	4
29	Define structure of the comparator	5	JI	╁	U	0	Н	_	$\dashv$		Н	Н	Н			Н	$\dashv$	+	+	+	4
30	Implement bit comparator in Verilog-A					2	Н	_	-		Н	_	_			Н	$\dashv$	$\vdash$	+	+	4
31	Integrate to high level design of the comparator	10	JI	$\vdash$		2	_	-	-		Н	-	Н				$\dashv$	$\vdash$	+	+	4
32	Simulation and test of the high level design (comparator)	5		-			2										$\dashv$	$\vdash$	+	+	4
33	Implement transistor level design of the comparator unit		JT, AY	+		L	Н	0	0	_		_	_				$\dashv$	$\vdash$	+	+	┥
34	Simulation and test of the transistor design (comparator)		JT, AY	$\vdash$		$\vdash$	$\vdash \vdash$	-	4	0	Н	Н				Н	$\dashv$	$\vdash$	+	+	4
35	Implement layout level design of comparator unit	_	JT, AY	$\vdash$		$\vdash$	Н	$\dashv$	-		Н	$\vdash$	20	20	10	Н	$\dashv$	+	+	+	4
36	Simulation and test of layout (comparator)		JT, AY	-		$\vdash$	$\vdash \vdash$	-	-		Н		Н		10	Н	$\dashv$	<del></del>	+	+	4
37	Off-chip hardware interface	_	JI, JH, JT, AY	-		$\vdash$					Н	Н	Н	Н	Н	Н	$\dashv$	15 1	-	+	4
88	Documentation and presentation		JI, JH, JT, AY	28		-	35	_	-	19	Н	-	Н			Н	4	$\vdash$	0 2	-	4
39	Meetings	_	JI, JH, JT, AY	-	11	0	0	0	5,	4,5	Н	Н	4	4	4	4	4	_	_	_	4
10	Buffer time	<del>                                     </del>	JI, JH, JT, AY	-		⊢		6			Н	$\vdash$	5	5	5	5	5	5	5 1	ᆝ	0
1	High level integration (System)		JI, JH, JT, AY	$\vdash$		$\vdash$	14	$\dashv$	_		Н	Н	Н			Н	$\dashv$	$\vdash$	+	+	4
2	Transistor level integration	10		+		L	$\square$	_	_		Н					Ц	$\dashv$	-	+	+	4
3	Layout level integration		JI, JH, JT, AY	-			Н	4			Н	Ц	Ц	Щ	Щ	Н	ᅵ	30	+	+	4
14	Implementation of test bench for SPI		JH 	1		0	Н	_	_		Н	Ц	Ц			Н	ᅵ	$\dashv$	4	+	4
15	Implementation of test bench for generator		JI	1	0		Ш		_		Ц	Ц	Ц	Щ	Щ	Ц	ᆜ	$\vdash$	4	+	4
16	Implementation of testbench for adder		AY	$\vdash$	0	L	Ш	5	_		Ц	Ц	Ц	Щ	Щ	Щ	ᅵ	$\dashv$	4	4	4
17	Implementation of test bench for comparator	_	JT		0		Ш				Ц	Щ	Щ	Щ		Ц	Ц	$\dashv$	4	4	4
48	Implementation of test bench for the complete system	20	JI, JH, JT, AY		1	ı	15		7		l l						. !		- [	- 1	1


# B Appendix B

# B.1 SPI In



 ${\bf Figure~8}-{\rm SPI~receiver}$ 

B.1 SPI In March 11, 2016



 ${\bf Figure} \,\, {\bf 9} - {\rm Load \,\, signals}$ 

B.1 SPI In March 11, 2016




Figure 10 - PRBS registers

B.2 SPI Out March 11, 2016

# B.2 SPI Out




Figure 11 – Enable high

B.2 SPI Out March 11, 2016





Figure 12 – Enable low

B.3 Adder March 11, 2016

## B.3 Adder



 ${\bf Figure}~{\bf 13}-{\bf Worst~case~propagation~delay~Kogge-Stone~Adder}$