TSEK06 Transistor-Level Design Report

Group 5

Editor: Johannes Klasson

Version P1B

Status

Reviewed	Johannes Klasson	2016-03-3
Approved	Martin Nielsen-Lönn	-

PROJECT IDENTITY

 $\begin{tabular}{ll} VT, 2016, Group 5 \\ Linköpings Tekniska Högskola, ISY \end{tabular}$

Group members

Name	Responsibility	Phone	E-mail								
Johan Isaksson	Project Leader	070-2688785	johis024@student.liu.se								
Johannes Klasson	Document Manager	073-8209003	johkl226@student.liu.se								
Jonas Tarassu	VLSI Designer	070-5738583	jonta760@student.liu.se								
Alexander Yngve	VLSI Designer	076-2749762	aleyn573@student.liu.se								

 $\mathbf{Customer} \colon \mathrm{ISY}$

Contact at customer: Martin Nielsen-Lönn Course resposible: Atila Alvandpour Consultant: Martin Nielsen-Lönn CONTENTS March 10, 2016

Contents

1	Introduction	1
2	Block Level Description	1
	2.1 SPI-in/PRBS	1
	2.2 SPI out	2
	2.2.1 Shift register	2
	2.2.2 Control logic	3
	2.2.3 Protocol	3
	2.3 16-bit Kogge-Stone Adder	3
	2.4 Comparator	4
3	Simulation Results	4
	3.1 SPI In	5
	3.2 Kogge-Stone Adder	5
	3.3 Comparator	5
	3.4 SPI Out	5
	3.5 Top Level	5
4	Pad Assignment and Early Test Plan	5
5	Risks and Delays	6
\mathbf{A}	Block diagram of the Kogge-Stone Adder	7
В	Truth Tables for the Kogge-Stone Adder	8
\mathbf{C}	Time Plan	10

CONTENTS March 10, 2016

Document history

Version	Date	Changes	Performed by
P1A	2016-02-19	First draft	Johan Isaksson

1 Introduction

This document describes the state of the 16-bit Kogge-Stone adder project in the course TSEK06 after finishing the transistor level design phase. The meaning of transistor level is that the every basic logic gate is implemented with CMOS transistors. The main reson for doing this is to be able to simulate all logic to make sure that everything works as intended. Updated block diagrams can be found in section 2, simulation results in section 3 and a small risk analysis in section 5. In appendix C the time plan for the next phase can be found.

2 Block Level Description

Much of the block level descriptions can be seen in the high level report, but the transistor view of the leaf-cells will be described in this chapter. To find good sizes for our gates we used a very simple sizing strategy. Start small, and if the signal is to weak to drive the components, we just size it up and if necessary, make a buffer for it. The transistor schematic of the basic blocks like AND, OR, DFF etc. are simple enough that we will not include any description for them.

In Fig. 1 an updated block diagram of the complete system can be seen.




Figure 1 – Top level block diagram.

The updated diagram contains additional registers for synchronizing the signal before and after the comparator. This was done to provide more stable signals to the comparator and to have a more easily interpreted BISTout signal. The drawback is that the BISTout signal is available two clock cycles after the addition took place.

2.1 SPI-in/PRBS

This module only use basic leaf-cells at the transistor level, so this will be a quite small chapter. There are a few things worth noting regarding the sizing of these basic blocks. Some of the signals are connected to a large amount of devices (60+), which meant that the signal got really weak. This was solved by either just making the gates a bit bigger, or by using a buffer. SPL-en is using a 9x buffer, SPL-clk is using a 27x buffer and test_mode is using a 9x buffer. Clk_en is the result from an OR gate, and the NOR gate inside it is 6x bigger and the inverter is 18 times bigger. With these modifications, the rise time of the signal was on a healthy level.


2.2 SPI out March 10, 2016

2.2 SPI out

This chapter will discuss the changes to the SPI output module.

2.2.1 Shift register

The output consist of a 68 bit shift register where each cell in the register contains one D flip-flop and one multiplexer. As we have transistor schematics for both the flip flop and the multiplexer nothing had to be changed to the individual cells, just change the configuration files to use schematics instead of the verilog code.



 ${\bf Figure} \ {\bf 2} - {\bf Shift} \ {\bf register} \ {\bf cell}$

2

2.2.2 Control logic

As all verilog code were replaced by transistor schematics, the problem with this design got exposed. Each of the four enable signal has a large fan out as they are connected to 17 cells in the shift register.

The solution was to size the the multiplexer generating the control signals. The last internal block that includes this multiplexer can be seen in Fig. 3.




Figure 3 – Functional block containing an AND and a MUX.

By testing we found that a MUX that is approximately six times larger should be sufficient. In Fig. 4 the schematic of the sized multiplexer, implemented using NAND and an inverter, is shown.




Figure 4 – Sized multiplexer.

2.2.3 Protocol

Due to a misunderstanding in the group, regarding if the SPI clock should be kept high or low during the high time of the SPI enable signal, the data on the spi output is now available for read already on the first falling edge of the SPI clock. This is possible as the group decided to keep the clock low during high time of SPI enable so that the data can be written to the output at the first rising edge as usual but the first falling edge will come afterwards instead.

2.3 16-bit Kogge-Stone Adder

The Kogge-Stone adder consists of several simple blocks connected in a complex way, as can be seen in appendix A. The adder has been significantly changed since the high-level design phase. The <code>yellow</code> block has been split into two blocks <code>yellow_inv_in</code> and <code>yellow_inv_out</code>, which can be seen in 5. The <code>yellow_inv_in</code> block takes inverted input signals and gives non-inverting output. The <code>yellow_inv_out</code> block takes non-inverted intputs and gives inverting output. This arrengement saves a lot of gates. The <code>yellow_carry</code> block has been split in the same way.

2.4 Comparator March 10, 2016

Because of the inverting signals from <code>yellow_inv_out</code> some <code>sum</code> blocks have been replaced with XNOR gates. A couple of inverters have also been added in some places.

All transistors in the adder are minimum sized since the gates have a low fan out.




Figure 5 – The new yellow blocks.

Bild på generate gates osv

2.4 Comparator

The comparator consists of 17 2-input XNOR gates where one bit of each number is fed into each gate. The output from the XNOR gates are fed into a couple of AND gates which generates the final output. The comparator is 17 bits wide since it compares two 16 bit numbers plus their carry bits. The logic table of the XNOR gates is shown in table 1.

Table 1 – Logic table of XNOR block.

A_i	B_i	$Y = \overline{(A_i \oplus B_i)}$
0	0	1
0	1	0
1	0	0
_ 1	1	1

3 Simulation Results

This section describes the high level simulation results. All files referenced to in this section can be found in the attached zip-file.

3.1 SPI In March 10, 2016

3.1 SPI In

The first thing to test in the system is where it all begins, at the input. The basics of it can be seen in test_spi_receive. As can be seen, as soon as the SPI_enable signal goes low and the SPI_clk starts we start to receive one bit on every positive edge. The data is then shifted trough all of the 16 registers. As the 16th bit is shifted in, the first load signal is triggered. Every 16 bits after that another load signal is triggered, and this can be seen in test_spi_load. One can also see that once the last load signal is triggered, SPI_enable goes high again.

The last thing in the SPLin module to test is how the data travels out of the PRBS registers. This can be seen in test_spi_prbs. One important thing to note is that as soon as SPI_enable goes high, the registers are triggered on the system clock. As one can see in the figure, the first bit is ready for a long time, and as soon as the last bit is ready, we start to add at full speed. And after the four bits are done the system continues to add the pseudo random numbers.

3.2 Kogge-Stone Adder

The simulation of the adder can be seen in test_koggeadder and the input sequence is the same that were fed into the SPI. The most relevant part of the simulation is precisely after the topmost signal goes high. When this happens the data is already fed into the register in front of the adder and begins to shift into the adder on positive clock edge. The out, or to makes things more clear, the BISTout signal clearly shows that the two first addition yields the correct result but the thirds makes the same signal go low. This is a construction of the input from our side to test if the comparator can detect errors. After this the BISTout are low for a while before it goes high again which means that the fourth addition was successful.

3.3 Comparator

The simulation of the comparator is seen in test_corr. The same reasoning as in the section above applies here. The simulation is quite striped down due to readability but one can clearly see that out, which is BISTout, is high if and only if the corr-signals and sum signals match.

3.4 SPI Out

The critical parts of this module are the events after a transition on the spi enable signal. In the image spi_out_control_unbuffered a simulation of the behaviour when the SPI enable goes high. As can be seen, the four enable pulses are created correctly but they are very weak. This simulation shows the system before buffering the enable signals.

In the image spi_out_control_buffered a simulation of the system after buffering the signals can be seen.

When spi enable goes low, the four enable signals are the same as the spi clock which can be seen in the image spi_out_control2.

3.5 Top Level

One can get a overall picture of the behaviour of the system by looking at at the simulations in the order spi_receive, spi_prbs, koggeadder, corr and last the spi_out. This is possible because all this simulations are part of a bigger one.

4 Pad Assignment and Early Test Plan

The following signals will be connected to external pins on the chip, where the first seven are inputs and the last five are outputs:

• Vdd1 - Will provide most of the system with power and will be a steady 3.3 V.


- $\bullet\,$ Vdd2 Will provide the adder with power and it might vary from 3.3 V downto below threshold-voltage
- GND Ground
- Clk This is the clock for the adder, some registers and control logic. Should have a frequency of at least 200 MHz at 3.3 V. Will be lower as we decrease the supply voltage.
- SPI_clk This clock is used by the input and output unit and should be at least five times slower than the system clock. Should also be low if SPI_en is inactive.
- SPI_en Active low. Should go high on the first negative flank of SPI_clk after the last value is read.
- SPI_in Updates it's value as soon as SPI_en goes low, and should have it's value ready on the first positive flank of SPI_clk, as this is when we read the value. The value of SPI_in should then be updated on every negative flank of SPI_clk.
- SPI_out The data is available for read on the first falling edge of SPI_clk after SPI_en has gone active.
- BIST_out If the in-data is correct, this should be constant high after the first addition is
 done.
- Cin Used to measure propagation delay.
- Cout Used to measure propagation delay.
- Sum15 Used to measure propagation delay.

5 Risks and Delays

During the transistor level design phase there hasn't been any condiderable risks or delays. The only thing that is an issue is that all members in the group has quite different schedules which sometimes can hinder cooperation. However the group has solved this by using good tools for project tracking (Trello) and communication (Slack). This has helped considerably with the delegation of tasks and keeping track of what needs to be done.

During the next phases of the project, cooperation will be more important since the tasks will be harder. We will need to plan ahead and schedule occasions where we all can meet and work together.

A Block diagram of the Kogge-Stone Adder



B Truth Tables for the Kogge-Stone Adder

 ${\bf Table} \ {\bf 2} - {\rm Logic} \ {\rm table} \ {\rm of} \ {\rm red} \ {\rm block}.$

A_i	B_i	$P = A_i \oplus B_i$	$G = A_i \wedge B_i$
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Table 3 – Logic table of yellow block.

G_i	$G_{i,prev}$	P_i	$P_{i,prev}$	$P = P_i \wedge P_{i,prev}$	$G = (P_i \land G_{i,prev}) \lor G_i$
0	0	0	0	0	0
0	0	0	1	0	0
0	0	1	0	0	0
0	0	1	1	1	0
0	1	0	0	0	0
0	1	0	1	0	0
0	1	1	0	0	1
0	1	1	1	1	1
1	0	0	0	0	1
1	0	0	1	0	1
1	0	1	0	0	1
1	0	1	1	1	1
1	1	0	0	0	1
1	1	0	1	0	1
1	1	1	0	0	1
1	1	1	1	1	1

 ${\bf Table}~{\bf 4}-{\rm Logic~table~of~yellow~with~carry~block}.$

_				
	P_i	G_i	$G_{i,prev}$	$\mid G = (P_i \wedge G_{i,prev}) \vee G_i$
	0	0	0	0
	0	0	1	0
	0	1	0	1
	0	1	1	1
	1	0	0	0
	1	0	1	1
	1	1	0	1
	1	1	1	1

 ${\bf Table}~{\bf 5}-{\bf Logic~table~of~sum~block}.$

C_{i-1}	$S_i = P_i \oplus C_{i-1}$
0	0
1	1
0	1
1	0
	C_{i-1} 0 1 0 1

C Time Plan

t: 16 bit Kogge-Stone ad t group: 5 mer: Martin Nielsen-Lön s: TSEK06 ACTIVITIES cription ne structure of the SPI unit lement counters in Verilog-A	TIME hours	Date: 160310 Version: P3A Author: JI WHO										evie Joh				100			
mer: Martin Nielsen-Lön a: TSEK06 ACTIVITIES cription ne structure of the SPI unit		Version: P3A Author: JI														100			
e: TSEK06 ACTIVITIES cription ne structure of the SPI unit		Author: JI										Joh	nan	nac	. KI	100			
ACTIVITIES cription ne structure of the SPI unit																	on		
ACTIVITIES cription ne structure of the SPI unit												Ť	Ť						
cription ne structure of the SPI unit		VVIIO		_			TIR	ИE	DI	ΔN	J /u	WO	ak	nu	mh	or)		+	
ne structure of the SPI unit	Hours	Initials	4	5	6	7	8				_						18 19	200	121
	10	JI. JK	1	9.5	U		2.	3	10		12	10	-	10	10	+	10 18	120	121
chieff counters in verilog /t		- / -		4	Н		۷,	+	\dashv	\pm	+	+		-	\dashv	+	+	+	+
ement control logic in Verilog-A		JI, JK	+	7	10	H	+	+	\dashv	+	+	\dashv		\dashv	\dashv	+	+	+	+
lement 1:4 decoder in Verilog-A		JI. JK	+		5.	H	+	+	\dashv	\pm	+	+	-	\dashv	\dashv	+	+	+	+
grate to high level design of SPI	_		+		17	H	+	+	+	\pm	+	\dashv	-	\dashv	\dashv	+	+	+	+
ulation and test of high level design (SPI)	5	- / -	+		17	13	6	+	\dashv	\pm	+	+	-	\dashv	\dashv	+	+	+	+
lement transistor level design of the SPI unit	_		+		Н	13	_	1.	\dashv	+	+	\dashv	+	\dashv	\dashv	+	+	+	+
ulation and test of transistor design (SPI)		- / -	+		H	H	-	12	0	\dashv	+	\dashv		\dashv	\dashv	\dashv	+	+	+
lement layout level design of SPI unit	_	JI, JK	+		Н	H	+	-	U	\dashv	-	25 2	25	25	25	\dashv	+	+	+
ulation and test of layout (SPI)		-	+		H	H	+	+	\dashv	+	ť	_0				20	+	+	+
ne structure of the adder		JT, AY	+	3	Н	H	+	+	\dashv	+	+	\dashv	\dashv		Í	-0	+	+	+
lement Generate calculation logic in Verilog-A		JT, AY	+	1	H	H	+	+	\dashv	+	+	\dashv	\dashv	\dashv	\dashv	\dashv	+	+	+
ement Propagate calculation logic in Verilog-A	_	JT, AY	+	1	Н		+	+	\dashv	+	+	\dashv		+	\dashv	+	+	+	+
ement Sum calculation logic in Verilog-A		JT. AY	+	1		H	+	+	\dashv	\dashv	+	+	-	-	\dashv	+	+	╁	+
grate to high level design of adder		JT, AY	+	- '	Н	17	+	+	\dashv	+	+	+	-	\dashv	\dashv	+	+	+	+
ulation and test of high level design (adder)		JT, AY	+			3.	+	-	32	+	+	\dashv		-	\dashv	\dashv	+	+	+
ement transistor level design of the adder unit	_	JT, AY	+		H	- 1	12	7	32	+	+	\dashv		-	\dashv	+	+	+	+
<u> </u>			+				_	12	0	\dashv	+	\dashv		\dashv	\dashv	+	+	+	+
ulation and test of the transistor design (adder) ement layout level design of adder unit		JT, AY JT, AY	+		Н		3	12	U	+		25 2	20	20	00	+	+	+	+
,			+		Н	H	+	+	+	+		25	20	20		20	+	+	+
, , ,		- 1	+	_	Н	H	+	+	\dashv	+	+	\dashv		\dashv		20	+	+	+
·			+	U		Н	+	+	\dashv	+	+	\dashv	-	\dashv	\dashv	+	+	+	+
		-	-		-		+	+	\dashv	+	+	\dashv	-	\dashv	\dashv	+	+	+	+
			+		2	_	+	+	+	+	+	\dashv	_	\dashv	\dashv	+	+	+	+
<u> </u>			\vdash		Н	2			\dashv	\dashv	+	\dashv	_	-	\dashv	\dashv	+	+	+
			+		Н	Н	0	U		+	+	\dashv	-	\dashv	\dashv	\dashv	+	+	+
*			-		Н	H	+	4	U	\dashv	4	00	26	-	\dashv	\dashv	+	+	╀
• •		- '	+		Н	\vdash	+	+	\dashv	\dashv	-	20 2	$\overline{}$	40	\dashv	+	+	+	+
		- 1	\vdash		Н	\vdash	+	+	4	\dashv	+	\dashv	_	10	\dashv	\dashv	45	+	╄
	_		0.0		Н		\pm	+	46	\dashv	+	\dashv	_	4	\dashv	4	_	_	+
·	1		28	.	H		_	-		\dashv	+	+	_	4	4	4	_		-
	_		\vdash	11	0	0	_	5, 4	,5	\dashv	+	_	_	_	_	_	_	_	_
	1		\vdash		Н		6	+	4	\dashv	+	5	5	5	5	5	5 5	10 د	0
		- / - / - /	\perp		Н	14	\perp	\downarrow	\dashv	\dashv	\dashv	4		4	\dashv	4	+	+	\perp
			╄		Н	Щ	+	\downarrow	4	4	4	4	_	4	\dashv	4	+	\perp	\perp
			1			Ш	\perp	\downarrow	4	4	4	4	4	_	\dashv	_	30	\perp	\perp
ementation of test bench for SPI			╄		_	Щ	\perp	4	4	4	4	4		4	\dashv	\dashv	\perp	\perp	\downarrow
	4 -	Lu	1	0	ıl		- 1	- 1		. 1	- 1	- 1		- 1	. 1	- 1		1	1
ementation of test bench for generator			-	_	Н	\vdash	_	+	\rightarrow	\rightarrow	+	-	-	\rightarrow	\rightarrow	\rightarrow	+	+	-
ementation of testbench for adder	10	AY		0			5	1	\exists	\exists	1				\exists	\downarrow	I	İ	I
<u> </u>	10		Ė	_		15	5	7			1					1	#	İ	E
	ulation and test of layout (adder) ne structure of the comparator ement bit comparator in Verilog-A grate to high level design of the comparator ulation and test of the high level design (comparator) ement transistor level design of the comparator unit ulation and test of the transistor design (comparator) ement layout level design of comparator unit ulation and test of layout (comparator unit ulation and test of layout (comparator) chip hardware interface umentation and presentation tings er time n level integration (System) sistor level integration out level integration ementation of test bench for SPI	ne structure of the comparator 5 ement bit comparator in Verilog-A 5 grate to high level design of the comparator 10 ulation and test of the high level design (comparator) 5 ement transistor level design of the comparator unit 20 ulation and test of the transistor design (comparator) 10 ement layout level design of comparator unit 20 ulation and test of layout (comparator) 10 ement layout level design of comparator unit 20 ulation and test of layout (comparator) 10 chip hardware interface 30 umentation and presentation 60 ettings 60 er time 80 level integration (System) 15 sistor level integration 10 out level integration 15 ementation of test bench for SPI 5	ne structure of the comparator ement bit comparator in Verilog-A grate to high level design of the comparator ulation and test of the high level design (comparator) ement transistor level design of the comparator unit ulation and test of the transistor design (comparator) ement layout level design of comparator unit 20 JT, AY ulation and test of the transistor design (comparator) 10 JT, AY ulation and test of layout (comparator unit 20 JT, AY ulation and test of layout (comparator) 10 JT, AY ulation and test of layout (comparator) 10 JT, AY ulation and rest of layout (comparator) 10 JT, AY ulation and presentation 60 JI, JH, JT, AY titings 60 JI, JH, JT, AY unentation and presentation 15 JI, JH, JT, AY usistor level integration 10 ut level integration 11 JI, JH, JT, AY unernetation of test bench for SPI 5 JH	Section Sect	ne structure of the comparator ement bit comparator in Verilog-A grate to high level design of the comparator ulation and test of the high level design (comparator) ement transistor level design of the comparator unit ulation and test of the transistor design (comparator) ement layout level design of comparator unit 20 JT, AY ulation and test of the transistor design (comparator) ement layout level design of comparator unit 20 JT, AY ulation and test of layout (comparator) 10 JT, AY ulation and test of layout (comparator) 10 JT, AY chip hardware interface 30 JI, JH, JT, AY 28 umentation and presentation 60 JI, JH, JT, AY 28 er time 80 JI, JH, JT, AY 11 titings er time 80 JI, JH, JT, AY 11 titings 12 I JH, JT, AY 13 insistor level integration 14 I JI, JH, JT, AY we have integration 15 IJI, JH, JT, AY we have integration 16 IJI, JH, JT, AY we have integration 17 IJI, JH, JT, AY we have integration 18 IJI, JH, JT, AY we have integration 19 IJI, JH, JT, AY we have integration 10 IJI, JH, JT, AY IJI, JH, JT, AY we have integration 10 IJI, JH, JT, AY we have integration 10 IJI, JH, JT, AY IJI, JH, JT, AY we have integration IJI, JH, JT, AY IJI, JH, JT, AY we have integration IJI, JH, JT, AY we have integration IJI, JH, JT, AY we have integration IJI, JH, JT, AY IJI, JH, JT, A	ne structure of the comparator 5 JT 0 ement bit comparator in Verilog-A 5 JI 0 JI 0 grate to high level design of the comparator 10 JI 2 ulation and test of the high level design (comparator) 5 JI JI JI JI JI JI JI JI JI JI JI JI JI	ne structure of the comparator ement bit comparator in Verilog-A grate to high level design of the comparator ulation and test of the high level design (comparator) sement transistor level design of the comparator unit ulation and test of the transistor design (comparator) sement layout level design of comparator unit ulation and test of the transistor design (comparator) sement layout level design of comparator unit ulation and test of layout (comparator) 10	ne structure of the comparator ement bit comparator in Verilog-A grate to high level design of the comparator ulation and test of the high level design (comparator) ement transistor level design of the comparator unit ulation and test of the transistor design (comparator) ement layout level design of comparator unit ulation and test of the transistor design (comparator) ement layout level design of comparator unit ulation and test of layout (comparator unit ulation and test of layout (comparator) 10	ne structure of the comparator ement bit comparator in Verilog-A grate to high level design of the comparator ulation and test of the high level design (comparator) ement transistor level design of the comparator unit ulation and test of the transistor design (comparator) ement layout level design of comparator unit 20 JT, AY 0 0 ulation and test of the transistor design (comparator) 10 JT, AY ulation and test of layout (comparator) 10 JT, AY ulation and test of layout (comparator) 10 JT, AY ulation and test of layout (comparator) 10 JT, AY ulation and rest of layout (comparator) 10 JT, AY ulation and presentation 10 JT, AY umentation and presentation 60 JI, JH, JT, AY 21 0 0 0 5, 4 er time 80 JI, JH, JT, AY 11 0 0 0 5, 4 er time 80 JI, JH, JT, AY 14 1 usistor level integration 15 JI, JH, JT, AY 14 1 usistor level integration 15 JI, JH, JT, AY umentation of test bench for SPI 5 JH 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	In the structure of the comparator S	ne structure of the comparator ement bit comparator in Verilog-A grate to high level design of the comparator ulation and test of the high level design (comparator) ement transistor level design of the comparator unit 20 JT, AY 0 0 ulation and test of the transistor design (comparator) ement layout level design of comparator unit 20 JT, AY 0 0 ement layout level design of comparator unit 20 JT, AY 0 0 ement layout level design of comparator unit 20 JT, AY 10 JT, AY 10 JT, AY 11 O O 10 JT, AY 11 O O 11 JT, AY 12 Ement layout (comparator) 13 JT, AY 14 Ement layout (comparator) 14 JT, AY 15 JI, JH, JT, AY 16 Ement layout (comparator) 17 JT, AY 18 JT, AY 19 JT, AY 10 O O 10 JT, AY 11 O O O 11 JT, AY 12 JT, AY 13 JT, AY 14 JT, AY 14 JT, AY 15 JI, JH, JT, AY 16 Ement level integration 17 JT, AY 18 JI, JH, JT, AY 19 JT, AY 10 O O 10 JT, AY 11 O O O 10 JT, AY 11 O O O 11 JT, AY 12 JT, AY 13 JT, AY 14 JT, AY 14 JT, AY 15 JI, JH, JT, AY 16 JT, AY 17 JT, AY 18 JT, AY 19 JT, AY 10 JT, AY 10 JT, AY 11 JT, AY 11 JT, AY 12 JT, AY 13 JT, AY 14 JT, AY 15 JI, JH, JT, AY 16 JT, AY 17 JT, AY 18 JT, AY 19 JT, AY 19 JT, AY 10 JT, AY 10 JT, AY 11 JT, AY 11 JT, AY 11 JT, AY 12 JT, AY 13 JT, AY 14 JT, AY 15 JT, JT, AY 16 JT, AY 17 JT, AY 18 JT, AY 19 JT, AY 19 JT, AY 19 JT, AY 10 JT, AY 10 JT, AY 10 JT, AY 10 JT, AY 10 JT, AY 10 JT, AY 10 JT, AY 11 JT, AY 11 JT, AY 11 JT, AY 11 JT, AY 11 JT, AY 12 JT, AY 13 JT, AY 14 JT, AY 15 JT, JT, AY 16 JT, AY 17 JT, AY 18 JT, AY 19 JT, AY 19 JT, AY 19 JT, AY 10 JT, AY 10 JT, AY 10 JT, AY 10 JT, AY 10 JT, AY 11 JT, AY 1	Section Sect	ne structure of the comparator ement bit comparator in Verilog-A grate to high level design of the comparator ulation and test of the high level design (comparator) ement transistor level design of the comparator unit ulation and test of the transistor design (comparator) ement transistor level design of the comparator unit 20 JT, AY 0 0 10 JI 2 0 3 JT, AY 0 0 10 JT, AY 10 0 2 0 4 0 4 0 4 0 5 JI 7 0 8 0 8 0 8 0 8 0 8 0 8 0 8 0	S	S	Section Sect	Section Sect	Section Sect	ne structure of the comparator sement bit comparator in Verilog-A grate to high level design of the comparator ulation and test of the high level design (comparator) sement transistor level design of the comparator unit ulation and test of the transistor design (comparator) sement transistor level design of the comparator unit 20