

Project Plan

Editor: Johannes Klasson

Version 0.1

Status

Reviewed	Johannes Klasson	-
Approved	Martin Nielsen-Lönn	-

PROJECT IDENTITY

VT, 2016, Group 5
Linköpings Tekniska Högskola, ISY

Group members

Name	Responsibility	Phone	E-mail
Johan Isaksson	Project Leader	070-2688785	johis024@student.liu.se
Johannes Klasson	Document Manager	073-8209003	johkl226@student.liu.se
Jonas Tarasso	Designer	070-5738583	jonta760@student.liu.se
Alexander Yngve	Designer	076-2749762	aleyn573@student.liu.se

Customer: ISY
Contact at customer: Martin Nielsen-Lönn
Course responsible: Atila Alvandpour
Consultant: Martin Nielsen-Lönn

Contents

1	Project overview	1
1.1	Aim and purpose	1
2	Project phases	1
2.1	Phase 1: Prestudy	1
2.2	Phase 2: High-level system description	1
2.3	Phase 3: Top-Down system description	1
2.4	Phase 4: Layout	1
2.5	Phase 5: Chip assembly	2
3	Organisational plan for the project	2
3.1	Terms for cooperation within the group	2
4	Documentation	3
5	Milestones	3
6	Activities	4
6.1	SPI	4
6.2	Number generator	4
6.3	Kogge-Stone adder	5
6.4	Comparator	5
6.5	Chip assembly	5
6.6	Documentation	5
6.7	Planning	5
7	Project Termination	6

Document history

Version	Date	Changes	Performed by	Review by
0.1	2016-01-31	First draft	Johan Isaksson	

1 Project overview

1.1 Aim and purpose

This project is intended to give knowledge and experience in design and fabrication of CMOS VLSI chips. This includes:

1. Deep insight in physical design of VLSI chips.
2. Knowledge and experience of using professional CAD tools for design, simulation, layout, and verification of VLSI chips.
3. Design of a ‘real’ and functional chip, starting from the idea and behavioral modeling to detailed circuit design at transistor level, circuit layout, and final verifications.
4. Complete the project using a systematic and professional approach required by industry to run large and complex VLSI projects.

2 Project phases

The project consist of the following five phases:

1. Prestudy
2. High-level system description
3. Top-Down system description
4. Layout
5. Chip assembly

2.1 Phase 1: Prestudy

During the prestudy phase there will be a lot of literature reading and getting a deeper understanding of the project task itself. We will also write the project plan including a time plan.

2.2 Phase 2: High-level system description

The first step in the construction of the chip is to develop the high-level system description, which matches the behavior that the sponsor asked for. This will be done in a hardware descriptive language, which in this case will be Verilog-A, and the design will be simulated to verify that it behaves as intended.

2.3 Phase 3: Top-Down system description

The high-level system description from phase 2 will now be refined to include further details. We will use a top-down methodology as we go from block-level description via gate-level down to a transistor-level implementation. This will be a iterative process as after each new detail we add, we need to simulate and verify the design again. This means that much of the work here will be simulations.

2.4 Phase 4: Layout

Now we will start to build the design from the bottom. Transistors will be used to build small cells, and these cells will then be used in bigger blocks, and so on. This means that the design will be built in a bottom-up fashion. After each step along the way, the design needs to be simulated to verify that each step work correctly.

2.5 Phase 5: Chip assembly

After the layout of the top cell is done, there is still some work to do. We need to add some circuits so that the block can communicate with the off-chip hardware, and after this, the final simulations need to be done.

3 Organisational plan for the project

The project was ordered by the customer, who also delivers the requirement specification and decides if it is fulfilled or not. All contact with the customer and other external parties is handled by the project leader. The project leader shall also plan the work within the group and make sure the group is working towards its common goal. The actual work is not only on the shoulders of the project leader, but on all group members, which play an equal part in the realization of the project. There is also a supervisor available for expert help during the course of the project. Figure 1 illustrates the organisational structure.




Figure 1 – Organisational plan

3.1 Terms for cooperation within the group

The group has agreed on the following terms:

- All members must be well prepared for meetings.
- Notify the group in time if one can't attend a meeting. In case of illness, this should be reported immediately.
- One shall attend the meetings the group has agreed on.
- If you are unsure of something, you should first seek answers on your own or ask the group. After this external sources may be consulted.
- If a group member doesn't contribute to the project, the rest of the group shall discuss this with the supervisor.

4 Documentation

The documentation listed in table 1 shall be delivered to the sponsor.

Document	Description	Date
Project plan	This is an aid for the project group, describing some basics needed for the collaboration of the project group. This will also include a time plan.	2016-01-31
High-level design report	It should include the complete block level description of the project. Simulation results that verifies the desired functionality should be included. An updated time plan and a time report should be included as well.	2016-02-19
Transistor design report	It should include the complete block level description of the project. Simulation results that verifies the desired functionality should also be included. An updated time plan a, a time report, PAD assignments and an early test plan should be included as well.	2016-03-18
Final report	Block level from the two previous reports should be included along with simulation results of the final design. A final time report, an evaluation plan and a PAD list should also be included. A short evaluation of the project should be included as well.	2016-05-27

Table 1 – Documentation

5 Milestones

The milestones are ordered such that the most basic functionality is implemented first. A milestone is considered finished when its functionality is well tested and documented.

Below is the milestones for the project:

#	Description	Date
1	Project selection	2016-01-19
2	Pre-study, project planning and discussion with supervisor	2016-01-31
3	High-level modeling design and simulation result (report)	2016-02-19
4	Gate/transistor level design and simulations result (report)	2016-03-18
5	Layout, DRC, parasitic extraction, LVS, post-layout simulations, modification and chip evaluations	2016-05-18
6	Delivery of the completed chip	2016-05-23
7	Final report and oral presentation	2016-05-27

6 Activities

This chapter describes activities and tasks needed for each of the modules/subsystems in this project.

6.1 SPI

The following activities should be carried out to implement the Serial Peripheral unit.

#	Description	Dependencies	Hours	Date
1	Define structure of the SPI unit		10	phase 2
2	Implement counters in Verilog-A	1	10	phase 2
3	Implement control logic in Verilog-A	1	10	phase 2
4	Implement 1:4 decoder in Verilog-A	1	10	phase 2
5	Integrate to high level design of SPI	2,3,4	10	phase 2
6	Simulation and test of high level design	5	10	phase 2
7	Implement transistor level design of the SPI unit in Cadence	5	30	phase 3
8	Simulation and test of transistor design	7	20	phase 3
9	Implement layout level design of SPI unit in Cadence	8	30	phase 4
10	Simulation and test of layout	9	20	phase 4

6.2 Number generator

The following activities should be carried out to implement a number generator using pseudo random bit sequence (PRBS).

#	Description	Dependencies	Hours	Date
11	Define structure the generator		10	phase 2
12	Implement linear feedback shift registers in Verilog-A	11	10	phase 2
13	Integrate to high level design of the generator	12	10	phase 2
14	Simulation and test of the high level design	13	10	phase 2
15	Implement transistor level design of the generator in Cadence	14	20	phase 3
16	Simulation and test of the transistor	15	10	phase 3
17	Implement layout level design of generator unit in Cadence	16	20	phase 4
18	Simulation and test of layout	17	10	phase 4

6.3 Kogge-Stone adder

The following activities should be carried out to implement the adder.

#	Description	Dependencies	Hours	Date
19	Define structure of the adder		10	phase 2
20	Implement Generate calculation logic in Verilog-A	19	10	phase 2
21	Implement Propagate calculation logic in Verilog-A	19	10	phase 2
22	Implement Sum calculation logic in Verilog-A	19	10	phase 2
23	Integrate to high level design of the adder	20,21,22	20	phase 2
24	Simulation and test of the high level design	23	20	phase 2
25	Implement transistor level design of the adder in Cadence	24	50	phase 3
26	Simulation and test of the transistor design	25	20	phase 3
27	Implement layout level design of adder unit in Cadence	26	50	phase 4
28	Simulation and test of layout	27	20	phase 4

6.4 Comparator

The following activities should be carried out to implement the the output comparator.

#	Description	Dependencies	Hours	Date
29	Define the structure of the comparator		5	phase 2
30	Implement bit comparator in Verilog-A	29	5	phase 2
31	Integrate to high level design of the comparator	30	10	phase 2
32	Simulation and test of the high level design	31	10	phase 2
33	Implement transistor level design of the comparator in Cadence	32	10	phase 3
34	Simulation and test of the transistor design	33	20	phase 3
35	Implement layout level design of adder unit in Cadence	34	20	phase 4
36	Simulation and test of layout	35	10	phase 4

6.5 Chip assembly

The following activity should be carried out to be able to manufacture the chip.

#	Description	Dependencies	Hours	Date
37	Off-chip hardware interface	10,18,27,36	30	phase 5

6.6 Documentation

The following activity should be carried out to provide satisfactory documentation.

#	Description	Dependencies	Hours	Date
38	Documentation and presentation		60	phase 2,3,4,5

6.7 Planning

The following activities should be carried out for administrative work.

#	Description	Dependencies	Hours	Date
39	Meetings		60	phase 2,3,4,5
40	Buffer time		80	phase 2,3,4,5

7 Project Termination

The project is considered done when the chip design files are delivered and the final report and presentations are done.