

#### **General Description**

The MAX13013/MAX13014/MAX3023 single-/dual-/quadlevel translators provide the level shifting necessary to allow 100Mbps data transfer in a multivoltage system. Externally applied voltages, VCC and VL, set the logic levels on either side of the device. Logic signals present on the VL side of the device appear as a higher voltage logic signal on the VCC side of the device, and viceversa.

The MAX13013 single-, the MAX13014 dual-, and the MAX3023 (UCSP<sup>TM</sup> package) quad-level translators feature an enable (EN) input. The MAX3023 (TSSOP package) guad-level translator features EN and EN inputs. When disabled, each device places all inputs/outputs on both sides in tri-state and reduces the VCC supply current to 0.03µA, and the V<sub>L</sub> supply current to 0.1µA. These devices operate at a guaranteed 100Mbps data rate for  $V_1 > 1.8 \text{ V}$ .

The MAX13013/MAX13014/MAX3023 accept a +1.65V to +3.6V Vcc voltage and a +1.2V to (Vcc - 0.4V) VL voltage, making them ideal for data transfer between low-voltage ASICs/programmable logic devices (PLDs) and higher voltage systems. The MAX13013 is available in 3 x 2 UCSP and 6-pin SC70 packages. The MAX13014 is available in 3 x 3 UCSP and 8-pin SOT23 packages. The MAX3023 is available in 4 x 3 UCSP and 14-pin TSSOP packages. All devices operate over the extended -40°C to +85°C temperature range.

### **Applications**

**CMOS Logic-Level Translation** 

Low-Voltage ASIC Level Translation

Cell Phones

SPI™, MICROWIRE™ Level Translation

Portable POS Systems

Portable Communication Devices


**GPS** 

Telecommunications Equipment


#### Features

- ◆ 100Mbps Guaranteed Data Rate
- ♦ Bidirectional Level Translation MAX13013 (Single) MAX13014 (Dual) MAX3023 (Quad)
- ♦ V<sub>L</sub> Operation Down to +1.2V
- ♦ Ultra-Low 0.1µA Supply Current When Disabled
- ♦ Low-Quiescent Current (0.1μA)
- ♦ UCSP, SC70, SOT23, and TSSOP Packages

#### **Pin Configurations**



### Typical Operating Circuit



### **Ordering Information/Selector Guide**

PART	TEMP RANGE	PIN-PACKAGE	PACKAGE CODE	TOP MARK	NUMBER OF $V_L \rightarrow V_{CC}$ TRANSLATORS	Number of $V_{CC} \rightarrow V_L$ TRANSLATORS	EN	EN
MAX13013EXT	-40°C to +85°C	6 SC70	_	ACD	1	1	1	_

MICROWIRE is a trademark of National Semiconductor Corp. SPI is a trademark of Motorola, Inc. UCSP is a trademark of Maxim Integrated Products, Inc.

Pin Configurations continued at end of data sheet. Ordering Information/Selector Guide continued at end of data sheet.

MIXIM

Maxim Integrated Products 1

#### **ABSOLUTE MAXIMUM RATINGS**

All voltages are referenced to GND.	
V <sub>C</sub> C	0.3V to +4V
V <sub>L</sub>	-0.3V to +4V
I/O V <sub>CC</sub>	0.3V to $(V_{CC} + 0.3V)$
I/O V <sub>L</sub>	0.3V to $(V_L + 0.3V)$
EN, ĒÑ	0.3V to $(V_L + 0.3V)$
Short-Circuit Duration I/O VL,	
I/O V <sub>CC</sub> to GND	Continuous
Continuous Power Dissipation (T <sub>A</sub> =	+70°C)
6-Pin SC70 (derate 3.1mW/°C abo	ve +70°C)245mW

6-Bump UCSP (derate 3.9mW/°C above +70°C)	308mW
8-Bump UCSP (derate 4.7mW/°C above +70°C)	379mW
8-Pin SOT23 (derate 9.1mW/°C above +70°C)	727mW
12-Bump UCSP (derate 6.5mW/°C above +70°C)5	518.8mW
14-Pin TSSOP (derate 9.1mW/°C above +70°C)	727mW
Operating Temperature Range40°C	to +85°C
Junction Temperature	+150°C
Storage Temperature Range65°C to	+150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = +1.65V \text{ to } +3.6V, V_L = +1.2V \text{ to } (V_{CC} - 0.4V), EN = V_L, \overline{EN} = \text{open } (MAX3023 \text{ TSSOP package only}), C_{IOVL} \le 15 \text{pF}, C_{IOVCC} \le 40 \text{pF}, T_A = T_{MIN} \text{ to } T_{MAX}. \text{ Typical values are at } T_A = +25^{\circ}\text{C.}) \text{ (Notes 1, 2)}$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
POWER SUPPLY							
V <sub>L</sub> Supply Range	VL		1.2		V <sub>C</sub> C - 0.4	V	
V <sub>CC</sub> Supply Range	Vcc		1.65		3.60	V	
Supply Current from V <sub>CC</sub>	IQV <sub>CC</sub>	I/O V <sub>CC</sub> _ = 0, I/O V <sub>L</sub> _ = 0 or I/O V <sub>CC</sub> _ = V <sub>CC</sub> , I/O V <sub>L</sub> _ = V <sub>L</sub>		0.1	1	μΑ	
		I/O V <sub>CC</sub> _ = 0, I/O V <sub>L</sub> _ = 0 or I/O V <sub>CC</sub> _ = V <sub>CC</sub> , I/O V <sub>L</sub> _ = V <sub>L</sub>	0.2 2		2		
Supply Current from V <sub>L</sub>	IQVL	I/O V <sub>CC</sub> _ = 0, I/O V <sub>L</sub> _ = 0 or I/O V <sub>CC</sub> _ = V <sub>CC</sub> , I/O V <sub>L</sub> _ = V <sub>L</sub> , V <sub>L</sub> < V <sub>CC</sub> - 0.2V		10	100	μΑ	
V <sub>CC</sub> Tri-state Output-Mode Supply Current	I <sub>TS-VCC</sub>	$T_A = +25$ °C, EN = 0		0.03	1	μΑ	
V <sub>L</sub> Tri-state Output-Mode Supply	l=0.1#	$T_A = +25^{\circ}C$ , $EN = 0$		0.1	0.2		
Current (MAX13013/MAX13014)	ITS-VL	$T_A = +25$ °C, EN = 0, $V_L = V_{CC} - 0.2V$		1	2	μΑ	
V <sub>L</sub> Tri-state Output-Mode Supply Current (MAX3023 TSSOP	I <sub>TS-VL</sub>	$T_A = +25^{\circ}C$ , $EN = 0$		50	70	μΑ	
Package Only)	113-VL	$T_A = +25$ °C, EN = 0, $V_L = V_{CC}$ - 0.2V		55	74	μΛ	
I/O Tri-state Output-Mode		$T_A = +25$ °C, EN = 0			0.15	μΑ	
Leakage Current		$T_A = +25$ °C, EN = 0, $V_L = V_{CC} - 0.2V$			20	μΛ	

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = +1.65 \text{V to } +3.6 \text{V}, \text{V}_{L} = +1.2 \text{V to } (V_{CC} - 0.4 \text{V}), \text{EN} = \text{V}_{L}, \overline{\text{EN}} = \text{open (MAX3023 TSSOP package only)}, \text{C}_{IOVL} \leq 15 \text{pF}, \text{C}_{IOVCC} \leq 40 \text{pF}, \text{C}_{IOVCC} \leq 15 \text{p$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
LOGIC-LEVEL THRESHOLDS						
I/O V∟ Input-Voltage High	VIHL		2/3 x V <sub>L</sub>			V
I/O V_ Input-Voltage Low	VILL				1/3 x V <sub>L</sub>	V
Pullup Resistance on I/O V∟			120			Ω
Pulldown Resistance on I/O V			75			Ω
I/O V <sub>CC</sub> _ Input-Voltage High	VIHC		2/3 x V <sub>CC</sub>			V
I/O V <sub>CC</sub> _ Input-Voltage Low	V <sub>ILC</sub>				1/3 x V <sub>CC</sub>	V
Pullup Resistance on I/O V <sub>CC</sub> _			2.5			kΩ
Pulldown Resistance on I/O V <sub>CC</sub> _			2.5			kΩ
EN, EN Input-Voltage High	V <sub>IH</sub>		2/3 x V <sub>L</sub>			V
EN, EN Input-Voltage Low	VIL				1/3 x V <sub>L</sub>	V
EN Input Current		MAX13013/MAX13014	-5		+5	μΑ
Pullup Resistance on EN		MAX3023	46	62	81	kΩ
Pulldown Resistance on EN		MAX3023, TSSOP package only	46	62	81	kΩ
I/O V <sub>L_</sub> Output-Voltage High	Vohl	I/O V <sub>L</sub> source current = 20µA	2/3 x V <sub>L</sub>			V
I/O V <sub>L</sub> _ Output-Voltage Low	V <sub>OLL</sub>	I/O V <sub>L</sub> sink current = 20μA			1/3 x V <sub>L</sub>	V
I/O V <sub>CC</sub> _ Output-Voltage High	Vohc	I/O V <sub>CC</sub> source current = 20µA	2/3 x V <sub>CC</sub>			V
I/O V <sub>CC</sub> _ Output-Voltage Low	Volc	I/O V <sub>CC</sub> sink current = 20µA			1/3 x V <sub>C</sub> C	V

#### **TIMING CHARACTERISTICS**


 $(V_{CC} = +1.65V \text{ to } +3.6V, V_L = +1.2V \text{ to } (V_{CC} - 0.4V), EN = V_L, \overline{EN} = \text{open } (MAX3023 \text{ TSSOP package only}), C_{IOVL} \le 15pF, C_{IOVCC} \le 40pF, T_A = T_{MIN} \text{ to } T_{MAX}.$  Typical values are at  $T_A = +25^{\circ}C$ .) (Notes 1, 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		C <sub>IOVCC</sub> = 15pF, Figure 1			2.5	
I/O V <sub>CC</sub> _ Rise Time	t <sub>RVCC</sub>	C <sub>IOVCC</sub> = 20pF, Figure 1			3	ns
		C <sub>IOVCC</sub> = 40pF, Figure 1			4	.5 .5 .3
		C <sub>IOVCC</sub> = 15pF, Figure 1			2.5	
I/O V <sub>CC</sub> _ Fall Time	tFVCC	C <sub>IOVCC</sub> = 20pF, Figure 1			3	ns
		C <sub>IOVCC</sub> = 40pF, Figure 1			4	
I/O V <sub>CC</sub> _ One-Shot Output Impedance					18.5	Ω
I/O V <sub>L_</sub> Rise Time	t <sub>RVL</sub>	C <sub>IOVL</sub> = 15pF, Figure 2			2.5	ns
I/O V <sub>L</sub> Fall Time	t <sub>FVL</sub>	C <sub>IOVL</sub> = 15pF, Figure 2			2.5	ns
I/O V_ One-Shot Output Impedance					12.5	Ω
Propagation Delay, Driving I/O VL_	I/O <sub>VL-VCC</sub>	C <sub>IOVCC</sub> = 15pF, Figure 1			6.5	ns
Propagation Delay, Driving I/O V <sub>CC</sub> _	I/O <sub>VCC-VL</sub>	C <sub>IOVL</sub> = 15pF, Figure 2			6	ns
Part-to-Part Skew (Note 3)	tppskew	$C_{IOVCC}$ = 15pF, $C_{IOVL}$ = 15pF, $V_{CC}$ = 2.5V, $V_{L}$ = 1.8V			4	ns
Propagation Delay from I/O V <sub>L</sub> to I/O V <sub>CC</sub> after Enable	ten-vcc	C <sub>IOVCC</sub> = 15pF, Figure 3			1000	ns
Propagation Delay from I/O V <sub>CC</sub> _ to I/O V <sub>L</sub> _ after Enable	tEN-VL	C <sub>IOVL</sub> = 15pF, Figure 4			1000	ns
Maximum Data Rate		$C_{IOVCC} = 15pF, C_{IOVL} = 15pF, V_L > 1.8V$	100	•		Mhns
IVIANITIUITI Dala nale		$C_{IOVCC} = 15pF, C_{IOVL} = 15pF, V_L > 1.2V$	80			INIDAS

- Note 1:  $V_L$  must be less than or equal to  $V_{CC}$  0.4V during normal operation. However,  $V_L$  can be greater than  $V_{CC}$  during startup and shutdown conditions.
- Note 2: All units are 100% production tested at TA = +25°C. Limits over the operating temperature range are guaranteed by design and not production tested.
- Note 3: Not production tested. Guaranteed by design.


### **Typical Operating Characteristics**

(Data rate = 100Mbps, V<sub>CC</sub> = 3.3V, V<sub>L</sub> = 1.8V, T<sub>A</sub> = +25°C, unless otherwise noted.)



### Typical Operating Characteristics (continued)

(Data rate = 100Mbps, V<sub>CC</sub> = 3.3V, V<sub>L</sub> = 1.8V, T<sub>A</sub> = +25°C, unless otherwise noted.)



### Pin Description—MAX13013/MAX13014/ \_\_\_\_MAX3023 (Bidirectional Devices)

		Р	IN						
MAX	MAX3023		MAX13013		MAX13013		13014	NAME	FUNCTION
TSSOP	4 x 3 UCSP	SC70	3 x 2 UCSP	SOT23	3 x 3 UCSP	NAME	FUNCTION		
1	A1	4	B2	7	A2	I/O V <sub>L</sub> 1	Input/Output 1, Referenced to V <sub>L</sub>		
2	B2	_	_	6	A3	I/O VL2	Input/Output 2, Referenced to V <sub>L</sub>		
3	A2	5	B1	8	A1	VL	$V_L$ Input Voltage, +1.2V $\leq$ $V_L \leq$ $V_{CC}$ - 0.4V. Bypass $V_L$ to GND with a 0.1µF capacitor.		
4	_	_	_	_	_	N.C.	No Connection		
5	В3	_	_	_	_	I/O VL3	Input/Output 3, Referenced to V <sub>L</sub>		
6	А3	_		_	_	I/O VL4	Input/Output 4, Referenced to V <sub>L</sub>		
7	A4	6	ВЗ	5	B1	EN	Active-High Enable Input. If EN is pulled low, all inputs/outputs are in tristate. Drive EN high (V <sub>L</sub> ) for normal operation.		
8	_	_	_	_	_	ĒΝ	Active-Low Enable Input. If $\overline{\text{EN}}$ is pulled high (V <sub>L</sub> ), all inputs/outputs are in tri-state. Drive $\overline{\text{EN}}$ low for normal operation (MAX3023 TSSOP package only).		
9	B4	_		_	_	I/O V <sub>CC</sub> 4	Input/Output 4, Referenced to VCC		
10	C4	_	_	_	_	I/O V <sub>CC</sub> 3	Input/Output 3, Referenced to VCC		
11	C3	2	A3	4	В3	GND	Ground		
12	C2	1	A1	1	C1	V <sub>CC</sub> Input Voltage, $+1.65V \le V_{CC} \le +3.6V$ . Bypass V <sub>CC</sub> with a 0.1µF capacitor.			
13	C1			3	C3	I/O V <sub>CC</sub> 2	Input/Output 2, Referenced to V <sub>CC</sub>		
14	B1	3	A2	2	C2	I/O V <sub>CC</sub> 1	Input/Output 1, Referenced to V <sub>CC</sub>		

### **Test Circuits/Timing Diagrams**




Figure 1. Driving I/O VL\_ Test Circuit and Timing




Figure 2. Driving I/O V<sub>CC</sub>\_ Test Circuit and Timing

### Test Circuits/Timing Diagrams (continued)




Figure 3. Propagation Delay from I/O VL to I/O VCC After EN




Figure 4. Propagation Delay from I/O VCC\_ to I/O VL\_ After EN

#### **Detailed Description**

The MAX13013/MAX13014/MAX3023 logic-level translators provide the level shifting necessary to allow 100Mbps data transfer in a multivoltage system. Externally applied voltages, V<sub>CC</sub> and V<sub>L</sub>, set the logic levels on either side of the device. Logic signals present on the V<sub>L</sub> side of the device appear as a higher-voltage logic signal on the V<sub>CC</sub> side of the device, and vice-versa. The MAX13013/MAX13014/MAX3023 bidirectional level translators allow data translation in either direction (V<sub>L</sub>↔V<sub>CC</sub>) on any single data line. The MAX13013/MAX13014/MAX3023 accept V<sub>L</sub> from +1.2V to (V<sub>CC</sub> - 0.4V) and operate with V<sub>CC</sub> from +1.65V to +3.6V, making them ideal for data transfer between low-voltage ASICs/PLDs and higher voltage systems.

When in tri-state mode, the MAX13013/MAX13014/ MAX3023 reduce the V<sub>CC</sub> supply current to 0.03 $\mu$ A, and the V<sub>L</sub> supply current to 0.1 $\mu$ A. These devices operate at a guaranteed data rate of 100Mbps for V<sub>L</sub> > 1.8V

#### Level Translation

For proper operation, ensure that  $+1.65V \le V_{CC} \le +3.6V$ , and  $+1.2V \le V_L \le V_{CC}$  - 0.4V. During power-up sequencing,  $V_L \ge V_{CC}$  does not damage the device. During power-supply sequencing, when  $V_{CC}$  is floating and  $V_L$  is powering up, up to 40mA current can be sourced to each load on the  $V_L$  side, without the device latching up. The maximum data rate depends heavily on

the load capacitance (see the *Typical Operating Characteristics* Rise/Fall Time graph), output impedance of the driver, and the operating voltage range (Table 1).

#### **Input Driver Requirements**

The MAX13013/MAX13014/MAX3023 architecture is based on a one-shot accelerator output stage (see Figure 5). Accelerator output stages are in tri-state mode except when there is a transition on any of the translators on the input side, either I/O V<sub>L</sub> or I/O V<sub>CC</sub>. A short pulse is then generated during which the accelerator output stages become active and charge/discharge the capacitances at the I/Os. Due to the architecture, both sides become active during the one-shot pulse. This can lead to some current feeding into the external source that is driving the translator. However, this behavior simply helps to speed up the transition on the driven side.

For proper operation, the driver has to meet the following conditions: less than  $25\Omega$  output impedance and greater than 20mA peak output current capability.

**Table 1. Data Rate** 

V <sub>L</sub> (V)	GUARANTEED DATA RATE (Mbps)
V <sub>L</sub> < 1.8	80
V <sub>L</sub> ≥ 1.8	100




Figure 5. Simplified Functional Diagram (One I/O Line)

Figure 6 shows a graph of typical input current versus input voltage.

#### **Output Load Requirements**

The MAX13013/MAX13014/MAX3023 I/O are designed to drive CMOS inputs. Do not load the I/O lines with a resistive load less than  $25 \mathrm{k}\Omega$ . Also, do not place an RC circuit at the input of these devices to slow down the edges. If a slower rise/fall time is required, refer to the MAX3000E/MAX3001E logic-level-translators data sheet.

For I<sup>2</sup>C level translation, refer to the MAX3372E-MAX3379E/MAX3390E-MAX3393E data sheet.

#### **Enable Inputs**

The MAX13013 single-, the MAX13014 dual- and the MAX3023 (UCSP package) quad-level translators feature an EN input. The MAX3023 (TSSOP package) quad-level translator features both EN and  $\overline{\text{EN}}$  inputs (see Table 2 for operating mode). Note that the MAX3023 (TSSOP package) has internal pullup and pulldown circuitry on EN and  $\overline{\text{EN}}$ , respectively. If left unconnected, EN is pulled up to  $V_L$  and  $\overline{\text{EN}}$  is pulled down to GND.




Figure 6. Typical I<sub>IN</sub> vs. V<sub>IN</sub>

## Table 2. MAX3023 (TSSOP Package) Operating Mode

_	_	
EN	EN	OPERATING MODE
0	0	Both I/O $V_{L_{-}}$ and I/O $V_{CC_{-}}$ are in tri-state.
VL	0	Normal operation.
0	VL	Both I/O V <sub>L</sub> and I/O V <sub>CC</sub> are in tri-state.
VL	VL	Both I/O V <sub>L</sub> and I/O V <sub>CC</sub> are in tri-state.

### Applications Information

#### **Power-Supply Decoupling**

To reduce ripple and the chance of introducing data errors, bypass  $V_L$  and  $V_{CC}$  to ground with a  $0.1\mu F$  ceramic capacitor. Place all capacitors as close to the power-supply inputs as possible.


#### Unidirectional vs. Bidirectional Level Translator

The MAX13013/MAX13014/MAX3023 bidirectional translators can operate as a unidirectional device to translate signals without inversion. These devices provide the smallest solution (UCSP package) for unidirectional level translation without inversion.

#### **UCSP Applications Information**

For the latest application details on UCSP construction, dimensions, tape carrier information, PC board techniques, bump-pad layout, and recommended reflow temperature profiles, as well as the latest information on reliability testing results, go to Maxim's web site at www.maxim-ic.com/ucsp to find the Application Note: UCSP—A Wafer-Level Chip-Scale Package.

### Pin Configurations (continued)



### Ordering Information/Selector Guide (continued)

PART	TEMP RANGE	PIN-PACKAGE	PACKAGE CODE	TOP MARK	NUMBER OF $V_L \rightarrow V_{CC}$ TRANSLATORS	Number of V <sub>CC</sub> → V <sub>L</sub> TRANSLATORS	EN	ĒN
MAX13013EBT-T	-40°C to +85°C	3 x 2 UCSP-6	B6-1	ADF	1	1	1	_
MAX13014EKA	-40°C to +85°C	8 SOT23	_	AEKB	2	2	1	_
MAX13014EBL-T	-40°C to +85°C	3 x 3 UCSP-9	B9-2	AEN	2	2	1	_
MAX3023EUD	-40°C to +85°C	14 TSSOP	_	_	4	4	1	1
MAX3023EBC-T	-40°C to +85°C	4 x 3 UCSP-12	B12-1	ABW	4	4	1	_

Chip Information


TRANSISTOR COUNT:

MAX13013: 261 MAX13014: 444


MAX3023: 791

PROCESS: BiCMOS


### **Package Information**




### Package Information (continued)




### **Package Information (continued)**



#### Package Information (continued)




### **Package Information (continued)**



#### Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.