

Fixmes:
- JLC-ify & unmask i.Io protection

Choose size of UZ logo by choosing footprint...





LOGO1

INFO1
Project ProjectRevision AuthorParam ProjectDate
Design Information



INFO2
ZC_GGG ZC PPP ProjectRevision ZC_vv
ZC Serialnumber



NB: VIN is always active - i.e., even if the system is (soft-)switched off



Currently not (yet) instantiated function groups:
- DP option
- Anything else that one could implement using the 4 (S/C-connected) FlexMIOs 27 to 30 and/or I^CC0 :-)






isoIosEnable → isoIosEnable




Title: DigitalCarrierJack.SchDoc

Revision: 02 | Design Engineer: MG & MH

Project: uz_frontpanel_main.PrjPCB








ETH1_RST




UltraZohm
www.ultrazohm.com








TODO: Place footprint of M.2 cage?



TODO: Also place 42mm option for short SSDs?







Title	SSD.SchDoc
Revision:	02
Design Engineer: MG & MH	
Project: uz_frontpanel_main.PrjPCB	


UltraZohm
www.ultrazohm.com



Ethernet 0 / Ethernet 1

**Button Board Connector**

FPC-ETH-DualRJ45.SchDoc


IsoIOs

Title FrontPanelConnectors.SchDoc

Revision: 02 | Design Engineer: MG & MH

Project: uz_frontpanel_main.PrjPCB

UltraZohm
www.ultrazohm.com

A

B

C



D

A

B

C

D



A

B

C



D

A

B

C

D



A

B

C



D

A

B

C

D



A

B

C



D

A

B

C

D



A

A

B


B

C

C

D

D




intGPIO

extGPIO

Title FPC-isolOs-IOpSingle.SchDoc

Revision: 02 Design Engineer: MG & MH

Project: uz_frontpanel_main.PrjPCB

UltraZohm
www.ultrazohm.com


A

A

B


B

C

C

D

D



intGPIO

extGPIO

Title FPC-isoIOs-IOpSingle.SchDoc

Revision: 02 Design Engineer: MG & MH

Project: uz_frontpanel_main.PrjPCB

UltraZohm
www.ultrazohm.com


A

A

B


B

C

C

D

D



intGPIO

extGPIO

Title FPC-isolOs-IOpSingle.SchDoc

Revision: 02 Design Engineer: MG & MH

Project: uz_frontpanel_main.PrjPCB

UltraZohm
www.ultrazohm.com


A

A

B


B

C

C

D

D



intGPIO

extGPIO

Title FPC-isoIOs-IOpSingle.SchDoc

Revision: 02 Design Engineer: MG & MH

Project: uz_frontpanel_main.PrjPCB

UltraZohm
www.ultrazohm.com


A

A

B


B

C

C

D

D



intGPIO

extGPIO

Title FPC-isolOs-IOpSingle.SchDoc

Revision: 02 Design Engineer: MG & MH

Project: uz_frontpanel_main.PrjPCB

UltraZohm
www.ultrazohm.com


A

A

B


B

C

C

D

D



intGPIO

extGPIO

Title FPC-isoIOs-IOpSingle.SchDoc

Revision: 02 Design Engineer: MG & MH

Project: uz_frontpanel_main.PrjPCB

UltraZohm
www.ultrazohm.com


A

A

B


B

C

C

D

D



intGPIO

extGPIO

Title FPC-isolOs-IOpSingle.SchDoc

Revision: 02 Design Engineer: MG & MH

Project: uz_frontpanel_main.PrjPCB

UltraZohm
www.ultrazohm.com


A

A

B


B

C

C

D

D



intGPIO

extGPIO

Title FPC-isoIOs-IOpSingle.SchDoc

Revision: 02 | Design Engineer: MG & MH

Project: uz_frontpanel_main.PrjPCB

UltraZohm
www.ultrazohm.com


A

A

B


B

C

C

D

D




intGPIO

extGPIO

Title FPC-isolOs-IOpSingle.SchDoc

Revision: 02 Design Engineer: MG & MH

Project: uz_frontpanel_main.PrjPCB

UltraZohm
www.ultrazohm.com


A

A

B


B

C

C

D

D



intGPIO

extGPIO

Title FPC-isolOs-IOpSingle.SchDoc

Revision: 02 Design Engineer: MG & MH

Project: uz_frontpanel_main.PrjPCB

UltraZohm
www.ultrazohm.com


A

A

B


B

C

C

D

D



intGPIO

extGPIO

Title FPC-isolOs-IOpSingle.SchDoc

Revision: 02 Design Engineer: MG & MH

Project: uz_frontpanel_main.PrjPCB

UltraZohm
www.ultrazohm.com


A

A

B


B

C

C

D

D



intGPIO

extGPIO

Title FPC-isolOs-IOpSingle.SchDoc

Revision: 02 | Design Engineer: MG & MH

Project: uz_frontpanel_main.PrjPCB

UltraZohm
www.ultrazohm.com


A

A

B


B

C

C

D

D



intGPIO

extGPIO

Title FPC-isolOs-IOpSingle.SchDoc

Revision: 02 | Design Engineer: MG & MH

Project: uz_frontpanel_main.PrjPCB

UltraZohm
www.ultrazohm.com


A

A

B


B

C

C

D

D



intGPIO

extGPIO

Title FPC-isoIOs-IOpSingle.SchDoc

Revision: 02 Design Engineer: MG & MH

Project: uz_frontpanel_main.PrjPCB

UltraZohm
www.ultrazohm.com


A

A

B


B

C

C

D

D



intGPIO

extGPIO

Title FPC-isoIOs-IOpSingle.SchDoc

Revision: 02 | Design Engineer: MG & MH

Project: uz_frontpanel_main.PrjPCB

UltraZohm
www.ultrazohm.com


A

A

B


B

C

C

D

D



intGPIO

extGPIO

Title FPC-isolOs-IOpSingle.SchDoc


Revision: 02 Design Engineer: MG & MH

Project: uz_frontpanel_main.PrjPCB

UltraZohm
www.ultrazohm.com


A

A



B

B

C

C

D

D



A

B

C



D

A

B

C

D




HS USB-C pin assignment:

- A1/B12: GND
- A[23]/B1[10]: SS TX/RX
- A4/B9: VBus
- A5/B5: CC1/2; 5k1 GND
- A6/B6: D+
- A7/B7: D-
- A8/B8: SBU1/2; NC
- A9/B4: VBus
- A1[01]/B[32]: SS TX/RX
- A12/B1: GND



Config Pin 15 is low, so PHY address = 0
PHY is connected to GEM2 of Zynq via SGMII



A

B

C


D

A

B

C

D



X: | nX_OD:
high | GND
low | Open

Title Logic_DualSupplyOD_HighGND.SchDoc

Revision: 02 Design Engineer: MG & MH

Project: uz_frontpanel_main.PrjPCB

UltraZohm
www.ultrazohm.com



A

B

C


D

A

B

C




D







X: | nX_OD:
high | GND
low | Open



A



TODO: LED mapping as per Rev04, change?



A

B

C


D

A

B

C

D



A

A

B

B

C

C

D

D

