

FIXMEs:
- JLC-ify & unmask i.I/O protection

Choose size of UZ logo
by choosing footprint...





INFO1

Project
ProjectRevision
AuthorParam
ProjectDate
Design Information






INFO2

ZC_GGG
ZC_PPP
ProjectRevision
ZC_vv
ZC Serialnumber

NB: VIN is always active - i.e., even if the system is (soft-)switched off




Currently not (yet?) instantiated function groups:
- DP option
- Anything else that one could implement using the 4 (S^C-connected) FlexMIOS 27 to 30 and/or FC0 :-)



Title DigitalCarrierJack.SchDoc	
Revision: 02	Design Engineer: MG & MH
Project: uz_frontpanel_main.PrjPCB	

UltraZohm
www.ultrazohm.com
Date: 30/04/2025
Sheet 2 of 34



A

B

C



D

A

B

C

D




TODO: Place footprint of M.2 cage?


X10	1-2199230-5	SATA SSDs only (Gen3, up to 6 Gbps)
3.3 V	Key B	CONFIG_3
3.3 V	Platform Side Pinout	GND
FULL_CARD_POWER_OFF# (0/1.8V or 3.3V)		GND
W_DISABLE1# (0/3.3V)		USB_D+
GPIO_9/DAS/DSS#/LED_1# (0/3.3V)		USB_D-
CONNECTOR KEY B		GND
CONNECTOR KEY B		CONNECTOR KEY B
CONNECTOR KEY B		CONNECTOR KEY B
CONNECTOR KEY B		CONNECTOR KEY B
CONNECTOR KEY B		CONNECTOR KEY B
GPIO_5 (0/1.8V)		CONNECTOR KEY B
GPIO_6 (0/1.8V)		CONFIG_0
GPIO_7 (0/1.8V)		GPIO_11 (0/1.8V)
GPIO_10 (0/1.8V)		DPR (0/1.8V)
GPIO_8 (0/1.8V)		GND
UIM-RESET		PERn1/USB3.1-Rx-/SSIC-RxN
UIM-CLK		PERp1/USB3.1-Rx+/SSIC-RxP
UIM-DATA		GND
UIM-PWR		PETn1/USB3.1-Tx-/SSIC-TxN
DEVSLP		PETp1/USB3.1-Tx+/SSIC-TxP
GPIO_0/SMB_CLK/(0/1.8V)		GND
GPIO_1/SMB_DATA/(0/1.8V)		PERn0/SATA-B+
GPIO_2/ALERT# (0/1.8V)		PERp0/SATA-B-
GPIO_3 (0/1.8V)		GND
GPIO_4 (0/1.8V)		PETn0/SATA-A-
PERST# (0/3.3V)		PETp0/SATA-A+
CLKREQ# (0/3.3V)		GND
PEWAKE# (0/3.3V)		REFCLKn
NC		REFCLKp
NC		GND
COEX3 (0/1.8V)		ANTCTL0 (0/1.8V)
COEX_TXD (0/1.8V)		ANTCTL1 (0/1.8V)
COEX_RXD (0/1.8V)		ANTCTL2 (0/1.8V)
SIM DETECT		ANTCTL3 (0/1.8V)
SUSCLK(32kHz) (0/3.3V)		RESET# (0/1.8V)
3.3 V		CONFIG_1
3.3 V		GND
3.3 V		CONFIG_2
GND		GND
GND		GND

Note: SATA RX is reversed...



3V3_PER header with R15 (10k) and TP3 (Testpoint 1mm).





USB-C JTAG




Ethernet 0 / Ethernet 1






Button Board Connector







IsoIOs


















intGPIO

extGPIO

Title FPC-isoIOs-IOpSingle.SchDoc

Revision: 02

Design Engineer: MG & MH

Project: uz_frontpanel_main.PrjPCB


UltraZohm

www.ultrazohm.com

Date: 30/04/2025


Sheet 8.1 of 34








intGPIO

extGPIO

Title FPC-isoIOs-IopSingle.SchDoc		<div>UltraZohm</div> <div>www.ultrazohm.com</div> <div>Date: 30/04/2025</div> <div>Sheet 8.1.Bf 34</div>	
Revision: 02	Design Engineer: MG & MH		
Project: uz_frontpanel_main.PrjPCB			





intGPIO

extGPIO

Title FPC-isoIOs-IOpSingle.SchDoc

Revision: 02

Design Engineer: MG & MH

Project: uz_frontpanel_main.PrjPCB


UltraZohm

www.ultrazohm.com

Date: 30/04/2025


Sheet 8.1.4 of 34






intGPIO

extGPIO

Title FPC-isoIOs-IOPSingle.SchDoc		<div><div>UltraZohm</div><div>www.ultrazohm.com</div><div></div></div>
Revision: 02	Design Engineer: MG & MH	
Project: uz_frontpanel_main.PrjPCB		
Date: 30/04/2025		
		Sheet 8.2 of 34



intGPIO

extGPIO

Title FPC-isoIOs-IOpSingle.SchDoc

Revision: 02

Design Engineer: MG & MH

Project: uz_frontpanel_main.PrjPCB


UltraZohm

www.ultrazohm.com

Date: 30/04/2025

Sheet 8.2 of 34





intGPIO

extGPIO

Title FPC-isoIOs-IOpSingle.SchDoc

Revision: 02

Design Engineer: MG & MH

Project: uz_frontpanel_main.PrjPCB



UltraZohm


www.ultrazohm.com

Date: 30/04/2025

Sheet 8.2 of 34







intGPIO

extGPIO

Title FPC-isoIOs-IOpSingle.SchDoc

Revision: 02

Design Engineer: MG & MH

Project: uz_frontpanel_main.PrjPCB


UltraZohm

www.ultrazohm.com

Date: 30/04/2025


Sheet 8.3 of 34






intGPIO

extGPIO

Title FPC-isoIOs-IOPSingle.SchDoc		<div>UltraZohm</div> <div>www.ultrazohm.com</div> <div>Date: 30/04/2025</div> <div>Sheet 8.3.Bf 34</div>	
Revision: 02	Design Engineer: MG & MH		
Project: uz_frontpanel_main.PrjPCB			



intGPIO

extGPIO

Title FPC-isoIOs-IOpSingle.SchDoc

Revision: 02

Design Engineer: MG & MH

Project: uz_frontpanel_main.PrjPCB


UltraZohm

www.ultrazohm.com

Date: 30/04/2025

Sheet 8.3 of 34





intGPIO

extGPIO

Title FPC-isoIOs-IOpSingle.SchDoc

Revision: 02

Design Engineer: MG & MH

Project: uz_frontpanel_main.PrjPCB


UltraZohm

www.ultrazohm.com

Date: 30/04/2025


Sheet 8.3.4 of 34





intGPIO

extGPIO



intGPIO

extGPIO

Title FPC-isoIOs-IOpSingle.SchDoc

Revision: 02

Design Engineer: MG & MH

Project: uz_frontpanel_main.PrjPCB


UltraZohm

www.ultrazohm.com

Date: 30/04/2025


Sheet 8.4.2 of 34





intGPIO

extGPIO



intGPIO

extGPIO

Title FPC-isoIOs-IOpSingle.SchDoc

Revision: 02

Design Engineer: MG & MH

Project: uz_frontpanel_main.PrjPCB


UltraZohm

www.ultrazohm.com

Date: 30/04/2025

Sheet 8.4 of 34





Title FPC-isolating Power_Protection_AP22653.SchDoc

Revision: 02

Design Engineer: MG & MH


Project: uz_frontpanel_main.PrjPCB

UltraZohmwww.ultrazohm.com



Date: 30/04/2025

Sheet 9 of 34





Place GND poly on L2



Shell and mid-plate to GND as per spec.

Place GND poly on 3/4 sides

HS USB-C pin assignment:
- A1/B12: GND
- A[23]/B1[10]: SS TX/RX
- A4/B9: VBus
- A5/B5: CC1/2; 5k1 GND
- A6/B6: D+
- A7/B7: D-
- A8/B8: SBU1/2; NC
- A9/B4: VBus
- A1[01]/B[32]: SS TX/RX
- A12/B1: GND

Title FPC-isoJTAG.SchDoc

Revision: 02

Design Engineer: MG & MH

Project: uz_frontpanel_main.PrjPCB

UltraZohm

www.ultrazohm.com

Date: 30/04/2025

Sheet 10 of 34



Config Pin 15 is low, so PHY address = 0
PHY is connected to GEM2 of Zynq via SGMII

MDIO is shared with GEM3 of Zynq. Resistors **R31** and **R39** need to be soldered with 0R to be connected to the MDIO Bus

A

A

B





B

C

C

D

D



Title ETH-PHY_SGMII.SchDoc

Revision: 02

Design Engineer: MG & MH

Project: uz_frontpanel_main.PrjPCB


UltraZohm

www.ultrazohm.com


Date: 30/04/2025

Sheet 11 of 34







X: | nX_OD:
high | GND
low | Open



X: | nX_OD:
high | GND
low | Open



TODO: LED mapping as per Rev04, change?

