

A

B

C


D

A

B

C

D



Power Supply
Power supplies.SchDoc







Logo Usach Logo TUM Logo G.S. Ohm

1

2

3

4




Title Interface Connector.SchDoc		Universidad de Santiago de Chile Avenida Ecuador N° 3519 Estación Central, Santiago Chile		Cannot open file C:\Users\ Public\Do cuments\
Size: A4	Revision: 1v01			
Date: 07.05.2020	Time: 22:19:22	Sheet 2 of 5	Author: Esteban Durán Madrid	
Project: Analog_Daughter_MAX11331_6U_1v02.PrjPcb				

1

2










3

4







Title ADC Chip.SchDoc		Universidad de Santiago de Chile Avenida Ecuador N° 3519 Estación Central, Santiago Chile		Cannot open file C:\Users\ Public\Do cuments\
Size: A4	Revision: 1v01			
Date: 07.05.2020	Time: 22:19:23	Sheet 3	of 5	
Project: Analog_Daughter_MAX11331_6U_1v02.PrjPcb		Author: Esteban Durán Madrid		

Input voltage between +-4V




Title Analog Inputs.SchDoc		Universidad de Santiago de Chile Avenida Ecuador N° 3519 Estación Central, Santiago Chile		Cannot open file C:\Users\ Public\Do cuments\
Size: A4	Revision: 1v01			
Date: 07.05.2020	Time: 22:19:23	Sheet 3 of 5	Author: Esteban Durán Madrid	
Project: Analog_Daughter_MAX11331_6U_1v02.PrjPcb				





Title Power supplies.SchDoc		Universidad de Santiago de Chile		Cannot open file C:\Users\Public\Documents\
Size: A4	Revision: 1v01	Avenida Ecuador N° 3519 Estación Central, Santiago Chile		
Date: 07.05.2020	Time: 22:19:23	Sheet 5 of 5	Author: Esteban Durán Madrid	
Project: Analog_Daughter_MAX11331_6U_1v02.PrjPcb				

If the input is between $[-4V, +4V]$, the output will be between $[0, 3.3V]$
 $G=0.4125$

IN4_P	AIN4_P
IN4_N	AIN4_N
IN3_P	AIN3_P
IN3_N	AIN3_N
IN2_P	AIN2_P
IN2_N	AIN2_N
IN1_P	AIN1_P
IN1_N	AIN1_N
OUT4_P	ADC_IN4_P
OUT4_N	ADC_IN4_N
OUT3_P	ADC_IN3_P
OUT3_N	ADC_IN3_N
OUT2_P	ADC_IN2_P
OUT2_N	ADC_IN2_N
OUT1_P	ADC_IN1_P
OUT1_N	ADC_IN1_N
TD4_P	TD4_P
TD4_N	TD4_N
TD3_P	TD3_P
TD3_N	TD3_N
TD2_P	TD2_P
TD2_N	TD2_N
TD1_P	TD1_P
TD1_N	TD1_N
FB4_P	FB4_P
FB4_N	FB4_N
FB3_P	FB3_P
FB3_N	FB3_N
FB2_P	FB2_P
FB2_N	FB2_N
FB1_P	FB1_P
FB1_N	FB1_N



Filtro Antialiasing:
 Considerando una frecuencia de corte de 16.25MHz (1/4 de 65MSample/seg)
 Se debe utilizar una R de 98ohm y un C de 100pF
 Como el filtro es diferencial, la resistencia se calcula a la mitad, es decir 49ohm



Title Opamps.SchDoc		Universidad de Santiago de Chile	
Size: A4	Revision: *	Avenida Ecuador N°3519	
Date: 07.05.2020	Time: 22:19:23	Estación Central, Santiago	
Project: Analog_Daughter_MAX11331_6U_1v02.PrjPcb		Sheet 5 of 10	Author: Esteban Durán Madrid

