






3	4
---	---



1

2

3

4


With 0.3-2.7V bipolar single-ended input at 1.5Vref ->
Gain=2 would lead to a differential signal with 2.5V VCOM:
Out_N/Out_P:
3.7V/1.3V at -30A
1.3V/3.7V at 30A

Place close to U2 OPAMP

Phase Current Measurement + Single->Diff OPAMP


30A max @2mOhm = 60mV
With fixed 20V/V Gain and 1.5V ref ->
0.3 - 2.7V bipolar single-ended

1V5_REF
C82A
0.1 μF
GND



Voltage Divider with [R97] and [R89]:
Scale output
5V->3V3
 $(5V \cdot 3k9) / (3k9 + 2k) = 3,31V$

CIP sets the trigger voltage for OCP. If $OUT > (VDD - CIP) \parallel OUT < (CIP)$ the OCP triggers. In an OCP event, COP is set to high. With voltage divider [R94] and [R127]
 $CIP = 1k / (1k + 3k9) \cdot 1.5V = 0.306V$
-> This translates to 29.847A



Halfbridges are seen as current "source" for the motor.


Phase Voltage Measurement + Single->Diff OPAMP

Voltage measurement scaled with voltage divider [R22] and [R21]:
Max 48V (LowPass max 60V as buffer)
 $10k \parallel 110k \rightarrow$
 $48V \cdot 10k / (10k + 110k) = 4V$
 $48V / (10k \parallel 110k) = 5,2mA$

Max operation 60V:
 $60V \cdot 10k / (10k + 110k) = 5V$
 $60V / (10k \parallel 110k) = 6.5mA$

Direction towards the connectors and motor

LowPass Filter:
Max Target:
6000rpm at 20 pole pairs
-> $f_g = 2000Hz$
With $R = 10k \parallel 110k \rightarrow C = 8.68nF$:
Closes values:
3.3nF and 4.7nF -> 2170 Hz = f_g



All gain resistors match the $10k \parallel 110k$ input resistance of the lowpass filter

Title Phase_Measurements.SchDoc

Revision: Rev03 Design Engineer: D. Hufnagel

Project: UZ_D_Inverter.PrjPCB

UltraZohm

www.ultrazohm.com

Date: 17.04.2023

Sheet 4.1 of 14



1

2

3

4

1

2

3

4


With 0.3-2.7V bipolar single-ended input at 1.5Vref ->
Gain=2 would lead to a differential signal with 2.5V VCOM:
Out_N/Out_P:
3.7V/1.3V at -30A
1.3V/3.7V at 30A

Place close to U2 OPAMP

Phase Current Measurement + Single->Diff OPAMP


30A max @2mOhm = 60mV
With fixed 20V/V Gain and 1.5V ref ->
0.3 - 2.7V bipolar single-ended

1V5_REF
C82B
0.1 μF
GND



Voltage Divider with [R97] and [R89]:
Scale output
5V->3V3
 $(5V \cdot 3k9) / (3k9 + 2k) = 3.31V$

CIP sets the trigger voltage for OCP. If $OUT > (VDD - CIP) \parallel OUT < (CIP)$ the OCP triggers. In an OCP event, COP is set to high. With voltage divider [R94] and [R127]
 $CIP = 1k / (1k + 3k9) \cdot 1.5V = 0.306V$
-> This translates to 29.847A




Phase Voltage Measurement + Single->Diff OPAMP

Voltage measurement scaled with voltage divider [R22] and [R21]:
Max 48V (LowPass max 60V as buffer)
 $10k \parallel 110k \rightarrow$
 $48V \cdot 10k / (10k + 110k) = 4V$
 $48V / (10k \parallel 110k) = 5.2mA$

Max operation 60V:
 $60V \cdot 10k / (10k + 110k) = 5V$
 $60V / (10k \parallel 110k) = 6.5mA$

Direction towards the connectors and motor

LowPass Filter:
Max Target:
6000rpm at 20 pole pairs
-> $f_g = 2000Hz$
With $R = 10k \parallel 110k \rightarrow C = 8.68nF$:
Closes values:
3.3nF and 4.7nF -> 2170 Hz = f_g



All gain resistors match the $10k \parallel 110k$ input resistance of the lowpass filter

Title Phase_Measurements.SchDoc

Revision: Rev03 Design Engineer: D. Hufnagel

Project: UZ_D_Inverter.PrjPCB

UltraZohm

www.ultrazohm.com

Date: 17.04.2023

Sheet 4.2 of 14




1

2


3

4

With 0.3-2.7V bipolar single-ended input at 1.5Vref ->
Gain=2 would lead to a differential signal with 2.5V VCOM:
Out_N/Out_P:
3.7V/1.3V at -30A
1.3V/3.7V at 30A




Place close to U2 OPAMP



Phase Current Measurement + Single->Diff OPAMP


30A max @2mOhm = 60mV
With fixed 20V/V Gain and 1.5V ref ->
0.3 - 2.7V bipolar single-ended



CIP sets the trigger voltage for OCP. If OUT > (VDD-CIP) || OUT < (CIP) the OCP triggers. In an OCP event, COP is set to high. With voltage divider [R94] and [R127]
 $CIP = 1k / (1k + 3k9) * 1.5V = 0.306V$
-> This translates to 29.847A

Halfbridges are seen as current "source" for the motor.

Phase Voltage Measurement + Single->Diff OPAMP



Voltage measurement scaled with voltage divider [R22] and [R21]:
Max 48V (LowPass max 60V as buffer)
 $10k || 110k \rightarrow$
 $48V * 10k / (10k + 110k) = 4V$
 $48V / (10k || 110k) = 5.2mA$

Max operation 60V:
 $60V * 10k / (10k + 110k) = 5V$
 $60V / (10k || 110k) = 6.5mA$

Direction towards the connectors and motor

LowPass Filter:
Max Target:
6000rpm at 20 pole pairs
-> $f_g = 2000Hz$
With $R = 10k || 110k \rightarrow C = 8.68nF$:
Closes values:
3.3nF and 4.7nF -> 2170 Hz = f_g

Title Phase_Measurements.SchDoc

Revision: Rev03

Design Engineer: D. Hufnagel

Project: UZ_D_Inverter.PrjPCB

UltraZohm

www.ultrazohm.com

Date: 17.04.2023


Sheet 4.3 of 14



Isolated Top Side Gate Supply

The circuit diagram shows the following components and connections:

- Input:** VIN is connected to a 4.7 μF 50V capacitor (C60A) to GND.
- Inductor:** The output of C60A is connected to an inductor L1A (LQM18DN6R8M70L).
- PS1A Converter:** The output of L1A is connected to the VIN pin (pin 2) of the PS1A converter. The PS1A converter has pins 1 (GND), 4 (0V), and 8 (5V). The +VOUT pin (pin 5) is connected to a 2.2 μF capacitor (C64A) to GND and also to the 12V TOPA output.
- Output:** The 12V TOPA output is connected to a 2.2 μF capacitor (C64A) to GND.




Gate Driver

Place close to Driver
2EDF7275KXUMA1

Pin Configuration for 2EDF7275KXUMA1:

Pin	Signal
1	GND
2	PWM_H1
3	PWM_L1
4	INA
5	INB
6	SLDON
7	DISABLE
8	VDDA
9	OUTA
10	GND
11	VDD
12	OUTB
13	GND



MOSFETS


The diagram illustrates a two-channel MOSFET driver circuit for a brushless motor. It consists of two MOSFETs, Q1A and Q2A, both labeled ISC060N10NM6ATMA1. The gates of Q1A and Q2A are driven by PWM signals, PWM_out_HA and PWM_out_LA, respectively. The sources of both MOSFETs are connected to GND. The drain of Q1A is connected to the motor's PHASE terminal through a GND_TOPA connection. A decoupling network is shown at the top, consisting of a 0.1 μ F capacitor C72A and a 100V capacitor C73A connected between V_DC and GND. The motor's internal winding connections are shown as a 3-phase star configuration with terminals 1-6, 2-7, 3-8, 4-9, and 5-10.

Sheet 5.1 of 14

Isolated Top Side Gate Supply

The circuit diagram shows the following components and connections:

- Input:** VIN is connected to a 4.7 μF capacitor (C60B, 50V) to GND.
- Inductor:** The output of the capacitor is connected to an inductor (L1B, LQM18DN6R8M70L).
- PS1B Converter:** The output of the inductor is connected to the VIN pin (pin 2) of the PS1B converter. The PS1B converter has pins 1 (GND), 4 (0V), and 8 (5V). The +VOUT pin (pin 5) is connected to a 2.2 μF capacitor (C64B) to GND.
- Output:** The output of the PS1B converter is labeled 12V TOPB.




MOSFETS



The diagram illustrates a two-phase MOSFET driver circuit. It consists of two MOSFETs, Q1B and Q2B, both of type ISC060N10NM6ATMA1. The gates of Q1B and Q2B are driven by PWM_out_HB and PWM_out_LB, respectively. The sources of both MOSFETs are connected to GND. The drains of Q1B and Q2B are connected to a common load, which is a 0.1 μF capacitor (C72B) in series with a 100V source (V_DC). The load is also connected to a 0.1 μF capacitor (C73B) to GND. The output of the load is labeled PHASE_P. The diagram is titled "MOSFETS".

Gate Driver

Place close to Driver
2EDF7275KXUMA1




Title Halfbridges.SchDoc		UltraZohm www.ultrazohm.com 	
Revision: Rev03	Design Engineer: D. Hufnagel		Date: 17.04.2023 Sheet 5.2 of 14
Project: UZ_D_Inverter.PrjPCB			




Gate Driver

Place close to Driver
2EDF7275KXUMA1



->Max currents:
 $I_{G_charging} = 12V / (47 + 0.42) \Omega = 253mA$
 $I_{G_discharging} = 12V / (47 + 0.18) \Omega = 254mA$

->Max currents:
 $I_{G_charging} = 12V / (47 + 0.42) \Omega = 253mA$
 $I_{G_discharging} = 12V / (47 + 0.18) \Omega = 254mA$



MOSFETS

The diagram illustrates a three-phase inverter circuit. It features two MOSFETs, Q1C and Q2C, both of the 1SC060N10NM6ATMA1 type. Each MOSFET is shown with its internal structure, including the gate (G), source (S), and drain (D) regions, and their respective pins (1, 2, 3, 4, 5, 6, 7, 8, 9, 10).

Q1C MOSFET:

- Gate (G) is connected to the **PWM out HC** signal.
- Source (S) is connected to **GND**.
- Drain (D) is connected to the **V_DC** supply.

Q2C MOSFET:

- Gate (G) is connected to the **PWM out LC** signal.
- Source (S) is connected to **GND**.
- Drain (D) is connected to the **V_DC** supply.

Power Stage:


- The **V_DC** supply is connected to the drains of both MOSFETs.
- The **GND** is connected to the sources of both MOSFETs.
- The **PHASE C** output is connected to the drain of Q1C.
- The **PHASE B** output is connected to the drain of Q2C.
- The **PHASE A** output is connected to the drain of Q1C.

Control Signals:

- PWM out HC** (High-Center) is connected to the gate of Q1C.
- PWM out LC** (Low-Center) is connected to the gate of Q2C.


Capacitors:

- Two capacitors, C72C and C73C, are connected in parallel between the **V_DC** supply and **GND**.
- Both capacitors have a value of **0.1 μF** and a voltage rating of **100V**.




DC-Link current Single->Diff OPAMP

With 0.3-2.7V bipolar single-ended input at 1.5Vref ->
Gain=2 would lead to a differential signal
with 2.5V VCOM:
Out_N/Out_P:
3.7V/1.3V at -30A
1.3V/3.7V at 30A




DC-Link current measurement




DC-Link voltage Single->Diff OPAMP

All gain resistors match the
10k||110k input resistance
of the lowpass filter



DC-Link Voltage lowpass



Title DC-link.SchDoc

Revision: Rev03

Design Engineer: D. Hufnagel

Project: UZ_D_Inverter.PrjPCB



UltraZohm

www.ultrazohm.com

Date: 17.04.2023

Sheet 6 of 14





Additional MLCC caps with low internal R
 $10 \times 10\mu\text{F} = 100\mu\text{F}$

Total DC-Link capacitance
 $470\mu\text{F} + 100\mu\text{F} = 570\mu\text{F}$

Title DC-Link-Caps.SchDoc

Revision: Rev03

Design Engineer: D. Hufnagel

Project: UZ_D_Inverter.PrjPCB

UltraZohm

www.ultrazohm.com

Date: 17.04.2023

Sheet 7 of 14



