



Department of Computer Science  
Faculty of Computing  
UNIVERSITI TEKNOLOGI MALAYSIA

**SUBJECT NAME:** DIGITAL LOGIC

**SUBJECT CODE:**

**SEMESTER:**

**LAB TITLE:** LAB 2: COMBINATIONAL DIGITAL CIRCUIT DESIGN  
SIMULATION USING DEEDS SIMULATOR

**GROUP MEMBER :** 1. Name: DAMIA ZAFIRA BINTI NAWAWI

*Email:* dznawawi165@gmail.com

2. Name: NUR UMAIRAH BINTI ZAMRI

*Email:* umairahn185@gmail.com

**SUBMITTED DATE:** 23/12/2024

**COMMENTS:**

**MARKS:**

## **Lab # 2**

### **Combinational Digital Circuit Design Simulation Using Deeds Simulator**

#### **A. Objective**

- i) To expose student with producing digital logic circuit, generating truth table and Timing Diagram with Deeds Simulator
- ii) To expose student with a complete cycle process of a combinatorial circuit design and simulate with Deeds Simulator

#### **B. Material**

Install Deeds Software for Windows

#### **C. Introduction**

##### **Deeds Simulator**

The Digital Circuit Simulator *d-DcS* appears to the user as a graphical schematic editor, with a library of simplified logic components, specialized toward pedagogical needs and not describing specific commercial products.

As described before, the schematic editor allows building a simple digital networks composed of gates, flip-flops, pre-defined combinational and sequential circuits and custom-defined components (defined as Finite state machine).






Fig. 2a Drawing Phase of the Digital Circuit Editor: Insertion of Components




Fig. 2b Next Phase of the Work: Connection of Components using Wires




Fig. 2c Animation: User Switches Inputs and the Circuit Shows Changes on Outputs

To exit the 'animation' mode, it is necessary to click on the square 'stop' button.

Instead, if the timing simulation is to be performed, student should click on the Timing Simulation button. This will show the Timing Diagram simulation window (Fig. 3).




Fig. 3 Timing Diagram Simulation Window

In this window, first student should define the timing of the input signals, drawing them on the diagram with the mouse. A vertical line cursor permits to define the 'end time' of the simulation. When student clicks on the triangular 'play' button on the toolbar, the simulation is executed, and its results are displayed in the same window (Fig. 4).





Fig. 4 Timing Simulation Results, Displayed in Timing Diagram Window

Student can verify the correct behavior of the network under test, comparing simulation results with reasoning and theory concepts.

## 5. Experiment

### 5.1 Part A:

Refer to circuit in Figure 1.



a) Refer to the circuit. Derive Boolean expression for output F and G.

$$F = \left( \overline{\bar{A} (D \cdot \bar{A})} \right) ((BC) + \bar{A})$$

$$G = ((BC) + \bar{A}) (D \cdot \bar{A})$$

b) Simplify equation output F using laws, rules and De Morgan Theorem, and write the equation in Sum of Product (SOP).

$$\begin{aligned} F &= \left( \overline{\bar{A} (D \cdot \bar{A})} \right) ((BC) + \bar{A}) \\ &= (\bar{\bar{A}} + \overline{D \cdot \bar{A}}) ((BC) + \bar{A}) \\ &= (A + (D \cdot \bar{A})) (BC + \bar{A}) \\ &= (A + \bar{A}D) (\bar{A} + BC) \\ &= (A + D) (\bar{A} + BC) \\ &= A\bar{A} + ABC + \bar{A}D + DBC \\ &= ABC + \bar{A}D + DBC \end{aligned}$$

DeMorgan's Theorems I

Rule 9:  $A''=A$  ;  $(A'D)''=A'D$

Commutative laws

Rule 11:  $A+A'D = A+D$

Distributive Laws

Rule 8:  $A'A = 0$

c) Simplify equation output G using laws, rules and De Morgan Theorem, and write the equation in Product of Sum (POS).

$$\begin{aligned}
 G &= (BC + \bar{A}) (\overline{D \cdot \bar{A}}) \\
 &= (BC + \bar{A}) (\bar{D} + A) \\
 &= (\bar{A} + BC) (\bar{D} + A) \\
 &= (\bar{A} + B) (\bar{A} + C) (A + \bar{D})
 \end{aligned}$$

DeMorgan's Theorems I and Rule 9:  $A'' = A$

Commutative Laws

Rule 12:  $A' + BC = (A' + B)(A' + C)$




1 (1)

c) Simulate the circuit and construct the truth table and complete the following.


Truth table for output circuit F and G shown in Figure 1

Input				Output	
A	B	C	D	F	G
0	0	0	0	0	1
0	0	0	1	1	0
0	0	1	0	0	1
0	0	1	1	1	0
0	1	0	0	0	1
0	1	0	1	1	0
0	1	1	0	0	1
0	1	1	1	1	0
1	0	0	0	0	0
1	0	0	1	0	0
1	0	1	0	0	0
1	0	1	1	0	0
1	1	0	0	0	0
1	1	0	1	0	0
1	1	1	0	1	1
1	1	1	1	1	1

d) Using Deeds, draw circuit in Figure 1. Simulate and complete the waveform output F and G by referring the following diagram:



Answer



e) Write Boolean equation for output F using Sigma notation.

$$F = \sum_{ABCD} (1, 3, 5, 7, 14, 15)$$

f) Write Boolean equation for output G using Pi notation.

$$G = \prod_{ABCD} (1, 3, 5, 7, 8, 9, 10, 11, 12, 13)$$

## 5.2 Part B:

Combinational circuit design process and simulate with Deeds Simulator

### Design Process

- i) Determine Parameter Input / Output and their relations
- ii) Construct Truth Table
- iii) Using K-Map, get the SOP optimized form of all Boolean equation outputs
- iv) Draw the circuit and use duality symbol; convert AND-OR circuit to NAND gates ONLY.
- v) Simulate the design using Deeds Simulator. Check the results according to Truth Table and Timing Diagram Operation.

### Problem Situation

Using universal gate **NAND gates** only, design a **logic circuit** that **controls an LRT coach door OPEN** operation at 3 LRT Stations: *Pandan (S1)*, *Pudu (S2)* and *Maluri (S3)*.

Consider the following **inputs**:

- **LRT coach moving status (S)**
  - **S = bit 1 indicates the coach has stopped.**
  - **S = bit 0 indicates the coach is moving.**
- **Sensor location at Station S1, S2, and S3**
  - **HIGH indicates the LRT coach has arrived at the particular station. For instance, S1 = 1 indicates LRT coach has arrived at station S1, and sensor S2=S3=0.**
  - **It is IMPOSSIBLE for the LRT coach to arrive at more than one station at one time.**

The **circuit outputs** are the **OPEN** and **ALARM** signal

- **OPEN = bit 1 indicates the coach door will be opened**
- **ALARM = bit 1 indicates the alarm is activated**

The following are the **conditions** for **OPEN** and **ALARM** outputs at **Station S1, S2, and S3**

- **The door will be opened ONLY IF the coach stopped at any ONE of the stations.**
- **The alarm will be activated:**
  - **If the coach arrives at any station and it does not stop. or**
  - **If the coach stopped but NOT at stations S1, S2 or S3.**

### Experimental steps

- i) Construct Truth Table in Table 1 for the LRT operations. Use variables *S*, *S1*, *S2*, and *S3* as INPUTS and *OPEN* and *ALARM* as OUTPUTS.


Table 1

INPUT				OUTPUT	
S	S1	S2	S3	OPEN	ALARM
0	0	0	0	0	0
0	0	0	1	0	1
0	0	1	0	0	1
0	0	1	1	x	x
0	1	0	0	0	1
0	1	0	1	x	x
0	1	1	0	x	x
0	1	1	1	x	x
1	0	0	0	0	1
1	0	0	1	1	0
1	0	1	0	1	0
1	0	1	1	x	x
1	1	0	0	1	0
1	1	0	1	x	x
1	1	1	0	x	x
1	1	1	1	x	x

- ii) Use K-Map to get optimized SOP Boolean equations for the *OPEN* and *ALARM* circuits.

open : 1001, 1010, 1100

alarm : 0001, 0010, 0100, 1000




S	S1	S2	S3
1	1	0	1
1	0	0	1
1	0	1	1

= SS3

S	S1	S2	S3
1	1	1	0
1	0	1	0
1	0	1	0

= SS2

$$\text{open} = SS1 + SS2 + SS3$$



SS1 SS2 SS3

S	S1	S2	S3
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0


= SS3

S	S1	S2	S3
0	0	1	1
0	1	1	0
0	1	1	0
0	1	1	0

= SS2

$$\text{alarm} = \overline{SS1} \overline{SS2} \overline{SS3} + \overline{SS1} SS2 + \overline{SS2} SS3$$

iii) From equations in (ii), draw your final OPEN and ALARM circuits using Deeds Simulator.



- iv) Simulate the circuit design in (iii) and construct Truth Table in Table 2.


Table 2

INPUT				OUTPUT	
S	S1	S2	S3	OPEN	ALARM
0	0	0	0	0	0
0	0	0	1	0	1
0	0	1	0	0	1
0	0	1	1	0	1
0	1	0	0	0	1
0	1	0	1	0	1
0	1	1	0	0	1
0	1	1	1	0	1
1	0	0	0	0	1
1	0	0	1	1	0
1	0	1	0	1	0
1	0	1	1	1	0
1	1	0	0	1	0
1	1	0	1	1	0
1	1	1	0	1	0
1	1	1	1	1	0

Compare the answer of Table 2 and Table 1. What is your conclusion?

Answer from Table 2 and Table 1 is different. Table 2 has more output than table 1 as it has been minimised and don't care doesn't exist, while table 1's output is the standard expression along with presence of don't care.

- v) Use dual symbol to convert, AND-OR circuit to NAND gates only. Draw the final circuit using Deeds Simulator.



- vi) Simulate the final NAND gates design in (v) and construct Truth Table in Table 3.

Table 3

INPUT				OUTPUT	
S	S1	S2	S3	OPEN	ALARM
0	0	0	0	0	0
0	0	0	1	0	1
0	0	1	0	0	1
0	0	1	1	0	1
0	1	0	0	0	1
0	1	0	1	0	1
0	1	1	0	0	1
0	1	1	1	0	1
1	0	0	0	0	1
1	0	0	1	1	0
1	0	1	0	1	0
1	0	1	1	1	0
1	1	0	0	1	0
1	1	0	1	1	0
1	1	1	0	1	0
1	1	1	1	1	0

Compare the answer of Table 2 and Table 3. What is your conclusion?

Answer of Table 2 and Table 3 is the same because Table 3 used same expression Table 2 but in NAND gate conversion. Both Table 3 and Table 2 's expression has been simplified, which doesn't include don't care term.



Fully Completed ☐

Partially Completed ☐

Checked by: \_\_\_\_\_