### **Virtual Memory**


Lecture 18


#### <u>Virtual Memory – Recall</u>

- Virtual and physical address are used to describe address in virtual and physical address space
  - Virtual address space is divided in pages hard disk
    - · Virtual page
  - Some of the pages are copied into memory page frame
    - · Physical page
  - Main memory and virtual memory are divided into equal sized pages.
- A process page can be swapped in and out of memory
  - occupying different regions of main memory
- When OS supports virtual memory
  - it is not required for a process to have all its pages loaded in main memory at the time it executes

COA, MESE 15B, Asst Prof Athar Mohsin, MCS-NUST

-





#### **Address Translation**

- When a process generates a virtual address, the operating system translates it into a physical memory address.
- To accomplish this,
  - The virtual address is divided into two fields:
    - A page field, and an offset field.
  - The page field determines the page location of the address.
  - The offset indicates the location of the address within the page.
- The logical page number is translated into a physical page frame through a lookup in the page table.

COA, MESE 15B, Asst Prof Athar Mohsin, MCS-NUST

5

#### Page Fault

- If the valid bit is zero in the page table entry for the logical address, this means that the page is not in memory and must be fetched from disk.
  - This is a page fault.
  - If necessary, a page is evicted from memory and is replaced by the page retrieved from disk, and the valid bit is set to 1.
- If the valid bit is 1, the virtual page number is replaced by the physical frame number.
- The data is then accessed by adding the offset to the physical frame number.

COA, MESE 15B, Asst Prof Athar Mohsin, MCS-NUST

### Page Table

- Because page tables are read constantly, it makes sense to keep them in a special cache called a *translation look-aside buffer* (TLB).
  - TLBs are a special associative cache that stores the mapping of virtual pages to physical pages.

COA, MESE 15B, Asst Prof Athar Mohsin, MCS-NUST

7

#### Translation look-aside buffer- TLB L1 Cache: 2-way set associative, single LRU bit, 32-byte line size L1 I-cache 32B (8 or 16KB) TLB L2 CPU (512KB Main or 1 MB) L1 D-cache Memory Virtual 32B (8 or 16KB) (up to 8GB) Memory TLB I-Cache TLB: 4-way D-Cache TLB: set associative, 32 4-way set associative, entries 64 entries COA, MESE 15B, Asst Prof Athar Mohsin, MCS-NUST

#### **Translation look-aside buffer- TLB**

- TLB is a CPU cache that memory management hardware uses to improve virtual address translation speed:
  - All current desktop and server processors use a TLB to map virtual and physical address spaces
  - TLB implemented as Content Addressable Memory (CAM).
    - The CAM search key is the VIRTUAL ADDRESS and the search result is a PHYSICAL ADDRESS


COA, MESE 15B, Asst Prof Athar Mohsin, MCS-NUST


9

#### **TLB- Search**

- CAM Searching
  - If the requested address is present in the TLB:
    - The CAM retrieved physical address to access memory
      - This is called a TLB hit.
  - If the requested address is not in the TLB, it is a miss:
    - The translation proceeds by looking up the page table in a process called a *page walk* 
      - The page walk is an expensive process, as it involves reading the contents of multiple memory locations and using them to compute the physical address
  - After the physical address is determined by the page walk, the virtual address to physical address mapping is entered into the TLB.


COA, MESE 15B, Asst Prof Athar Mohsin, MCS-NUST





### Page Table


Example: How processes pages are located in memory



### **Example**

• Process page table showing the entries. Can you show where the process pages are located in memory?

Frame	Valid
	Bit
	0
3	1
	0
	0
2	1
0	1
	0
1	1



COA, MESE 15B, Asst Prof Athar Mohsin, MCS-NUST

#### Types of I/O

- The I/O system allow peripherals to provide data or receive results of processing the data
  - I/O ports are used
  - x86 can employ two different types of I/O
    - Isolated and memory mapped I/O
  - Some microprocessor system employ both types of I/O
- Information on I/O port is organized as bytes of data
  - I/O address space contains 64K consecutive bytes address in the range 0000h to FFFFh
    - Parts of address space 0000h to 00FFh referred as 'page0'
    - Port 0 and port 1 may be considered as word wide port 0

COA, MESE 15B, Asst Prof Athar Mohsin, MCS-NUST

15

### Memory mapped & Direct I/O

- When a decoder is used which translates memory addresses to chip select signals for port devices then it is called memory mapped I/O
- The advantage of memory mapped I/O is that any instruction which references memory can be used to input data from or output data to port
- The disadvantage is that some of the system memory space is used for port and it is not available for memory
  - Memory mapped I/O can be used with any microprocessor system but 8086 family allows to setup separate address space
  - The separate address space for input and output port is called direct I/O
  - The advantage of direct I/O is that none of the system memory space is used for ports
  - The disadvantage is that only specialized IN and OUT instructions are used for input and output the data

COA, MESE 15B, Asst Prof Athar Mohsin, MCS-NUST

#### **Direct I/O**

- Whenever 8086 executes an IN and OUT instruction to access a port,
  - none of the segment registers produce the physical address.
  - the port address are directly sent out by 8086 through AD0 to AD15 and 0's are output on line A16 to A19
- In 8086 which uses direct I/O
  - The M/IO is used to enable a memory decoder or a port decoder
    - M/IO high enable ROM and RAM decoder
    - M/IO low is used for port decoder
- Since 8086 outputs up to a 16 bit address for direct I/O operation so it can address any one of 2<sup>16</sup> input ports and output any one of 2<sup>16</sup> output ports


COA, MESE 15B, Asst Prof Athar Mohsin, MCS-NUST

17

### Parallel Data Transfer - Methods

- Simple Input and Output
  - To get the digital data from a simple switch into microprocessor
    - Connect the switch to an input port line and read the port
  - To output data to a simple display device (LED)
    - Connect the LED on an output port pin and output the required logic level to turn on the light


COA, MESE 15B, Asst Prof Athar Mohsin, MCS-NUST




# Simple Strobe I/O

- In applications when valid data is present on an external device only at a certain time
  - The data must be read in at that time
- System interface with the microcomputer output data on parallel signal lines and then output a separate signal to indicate the presence of valid data on the parallel line, that data ready signal is often called a "Strobe"

COA, MESE 15B, Asst Prof Athar Mohsin, MCS-NUST





- A simple Strobe transfer works well for low rate of data transfer
- Not well for high data transfer
  - There is no signal which tells the sending device, when it is safe to send the next data byte
  - The sending device may send the data byte faster then the receiving system to read it
- To prevent such problems a handshake data transfer scheme is used


COA, MESE 15B, Asst Prof Athar Mohsin, MCS-NUST

23

## Handshake I/O Scheme

- Single handshake I/O
- Double handshake I/O


COA, MESE 15B, Asst Prof Athar Mohsin, MCS-NUST



### Double handshake data transfer

• When more coordination is required between sending and receiving system

COA, MESE 15B, Asst Prof Athar Mohsin, MCS-NUST



### Handshake data transfer Implementation

- For the handshake data transfer a microprocessor can determine when it is time to send the next data byte
- The STB and ACK signals for the handshake transfers can be produced on a port pin by instructions in the program, this take lot of processor time
- Hence parallel port device 8255A is used to automatically manage the hand shake operation

COA, MESE 15B, Asst Prof Athar Mohsin, MCS-NUST