A logo with a triangle in the middle

AI-generated content may be incorrect.

ALPINUM SYSTEMS LTD

Queensway, London, W2 3RX

email: [careers@alpinumconsulting.com](mailto:careers@alpinumconsulting.com)

Mobile: +44 7796 307958

XYZ

DFT Design Engineer

Career Objective:

* To leverage my skills in Design for Test (DfT) engineering to contribute to high-performance and reliable hardware development, while continuously learning and adapting to emerging technologies in the semiconductor industry.

Profile Summary:

* Experienced DfT Engineer with a strong background in digital design and verification.
* Hands-on expertise in C and Python programming for test automation and hardware validation.
* Proficient in using Cadence simulation tools and applying UVM methodology for testbench development and verification processes.
* Proven track record in delivering robust and efficient test strategies across multiple projects.

Technical skills:

* Languages: C, Python.
* Tools: Cadence Simulator.
* Methodologies: UVM.
* Domains: DfT, Design Verification, Physical Design.

Projects

Current Project : Current Project: ABC Semiconductors – DfT Engineer (Jan 2023 – Present)

* Working on advanced DfT strategy for SoC-level designs.
* Developed and integrated test structures including MBIST and scan chains.
* Collaborated with verification teams to validate test logic using Cadence tools.
* Achieved 95% coverage in scan insertion with minimal area overhead.

Project 1: Project 1: XYZ Tech – Design Verification Engineer (Jun 2021 – Dec 2022)

* Contributed to verification of complex digital blocks using SystemVerilog and UVM.
* Developed testbenches and assertion-based verification environments.
* Improved simulation speed by 30% through optimized test vector generation.

Project 2: Project 2: PQR Solutions – Physical Design Intern (Jan 2020 – May 2021)

* Assisted in floorplanning and placement of standard cells for sub-blocks in a 7nm node design.
* Worked on congestion analysis and timing closure reports.
* Reduced routing congestion by 20% with iterative layout optimization.

Educational Qualification:

* Bachelor of Technology in Electronics and Communication Engineering – XYZ University (2016 – 2020