**Content-addressable memory** (**CAM**) is a special type of [computer memory](https://en.wikipedia.org/wiki/Computer_memory) used in certain very-high-speed searching applications. It is also known as **associative memory** or **associative storage**[[a]](https://en.wikipedia.org/wiki/Content-addressable_memory#cite_note-2) and compares input search data (tag) against a table of stored data, and returns the address of matching data (or in the case of associative memory, the matching data).[[2]](https://en.wikipedia.org/wiki/Content-addressable_memory#cite_note-3)

CAM is frequently used in [networking devices](https://en.wikipedia.org/wiki/Networking_device) where it speeds [forwarding information base](https://en.wikipedia.org/wiki/Forwarding_information_base) and [routing table](https://en.wikipedia.org/wiki/Routing_table) operations.

**Hardware associative array**

Unlike standard computer memory, [random access memory](https://en.wikipedia.org/wiki/Random_access_memory) (RAM), in which the user supplies a memory address and the RAM returns the data word stored at that address, a CAM is designed such that the user supplies a data word and the CAM searches its entire memory to see if that data word is stored anywhere in it. If the data word is found, the CAM returns a list of one or more storage addresses where the word was found (and in some architectures, it also returns the contents of that storage address, or other associated pieces of data). Thus, a CAM is the hardware embodiment of what in software terms would be called an [associative array](https://en.wikipedia.org/wiki/Associative_array). The data word recognition unit was proposed by [Dudley Allen Buck](https://en.wikipedia.org/wiki/Dudley_Allen_Buck) in 1955.[[3]](https://en.wikipedia.org/wiki/Content-addressable_memory#cite_note-4)

**Standards**

A major interface definition for CAMs and other [network search engines](https://en.wikipedia.org/wiki/Network_search_engine) (NSEs) was specified in an interoperability agreement called the [Look-Aside Interface](https://en.wikipedia.org/wiki/Look-Aside_Interface) (LA-1 and LA-1B) developed by the [Network Processing Forum](https://en.wikipedia.org/wiki/Network_Processing_Forum), which later merged with the [Optical Internetworking Forum](https://en.wikipedia.org/wiki/Optical_Internetworking_Forum) (OIF). Numerous devices have been produced by [Integrated Device Technology](https://en.wikipedia.org/wiki/Integrated_Device_Technology), [Cypress Semiconductor](https://en.wikipedia.org/wiki/Cypress_Semiconductor), [IBM](https://en.wikipedia.org/wiki/IBM), [Broadcom](https://en.wikipedia.org/wiki/Broadcom) and others to the LA interface agreement. On December 11, 2007, the OIF published the serial lookaside (SLA) interface agreement.

**Semiconductor implementations**

Because a CAM is designed to search its entire memory in a single operation, it is much faster than RAM in virtually all search applications. There are cost disadvantages to CAM however. Unlike a RAM [chip](https://en.wikipedia.org/wiki/Integrated_circuit), which has simple storage cells, each individual memory [bit](https://en.wikipedia.org/wiki/Bit) in a fully parallel CAM must have its own associated comparison circuit to detect a match between the stored bit and the input bit. Additionally, match outputs from each cell in the data word must be combined to yield a complete data word match signal. The additional circuitry increases the physical size and manufacturing cost of the CAM chip. The extra circuitry also increases power dissipation since every comparison circuit is active on every clock cycle. Consequently, CAM is used only in specialized applications where searching speed cannot be accomplished using a less costly method. One successful early implementation was a General Purpose Associative Processor IC and System.[[4]](https://en.wikipedia.org/wiki/Content-addressable_memory#cite_note-5)

**Alternative implementations**

To achieve a different balance between speed, memory size and cost, some implementations emulate the function of CAM by using standard tree search or hashing designs in hardware, using hardware tricks like replication or pipelining to speed up effective performance. These designs are often used in [routers](https://en.wikipedia.org/wiki/Router_(computing)).[[*citation needed*](https://en.wikipedia.org/wiki/Wikipedia:Citation_needed)]

An alternative approach to implementation is based on Superimposed Code Words or Field Encoded Words which are used for more efficient database operations, information retrieval and logic programming, with hardware implementations based on both RAM and head-monitoring disk technology.[[5]](https://en.wikipedia.org/wiki/Content-addressable_memory#cite_note-WisePowers-6)[[6]](https://en.wikipedia.org/wiki/Content-addressable_memory#cite_note-Colomb-7)

**Ternary CAMs**

**Binary CAM** is the simplest type of CAM which uses data search words consisting entirely of [1s and 0s](https://en.wikipedia.org/wiki/Boolean_logic). **Ternary CAM** (**TCAM**)[[7]](https://en.wikipedia.org/wiki/Content-addressable_memory#cite_note-8) allows a [third matching state](https://en.wikipedia.org/wiki/Ternary_logic) of "X" or "don't care" for one or more bits in the stored dataword, thus adding flexibility to the search. For example, a ternary CAM might have a stored word of "10XX0" which will match any of the four search words "10000", "10010", "10100", or "10110". The added search flexibility comes at an additional cost over binary CAM as the internal memory cell must now encode three possible states instead of the two of binary CAM. This additional state is typically implemented by adding a mask bit ("care" or "don't care" bit) to every memory cell.

**Example applications**

Content-addressable memory is often used in [computer networking devices](https://en.wikipedia.org/wiki/Computer_networking_device). For example, when a [network switch](https://en.wikipedia.org/wiki/Network_switch) receives a [data frame](https://en.wikipedia.org/wiki/Data_frame) from one of its ports, it updates an internal table with the frame's source [MAC address](https://en.wikipedia.org/wiki/MAC_address) and the port it was received on. It then looks up the destination MAC address in the table to determine what port the frame needs to be forwarded to, and sends it out on that port. The MAC address table is usually implemented with a binary CAM so the destination port can be found very quickly, reducing the switch's latency.

Ternary CAMs are often used in network [routers](https://en.wikipedia.org/wiki/Router_(computing)), where each address has two parts: the [network prefix](https://en.wikipedia.org/wiki/Network_prefix), which can vary in size depending on the [subnet](https://en.wikipedia.org/wiki/Subnetwork) configuration, and the host address, which occupies the remaining bits. Each subnet has a network mask that specifies which bits of the address are the network prefix and which bits are the host address. [Routing](https://en.wikipedia.org/wiki/Routing) is done by consulting a routing table maintained by the router which contains each known destination network prefix, the associated network mask, and the information needed to route packets to that destination. Without CAM, the router compares the destination address of the packet to be routed with each entry in the routing table, performing a [logical AND](https://en.wikipedia.org/wiki/Logical_conjunction) with the network mask and comparing it with the network prefix. If they are equal, the corresponding routing information is used to forward the packet. Using a ternary CAM for the routing table makes the lookup process very efficient. The addresses are stored using "don't care" for the host part of the address, so looking up the destination address in the CAM immediately retrieves the correct routing entry; both the masking and comparison are done by the CAM hardware. This works if (a) the entries are stored in order of decreasing network mask length, and (b) the hardware returns only the first matching entry; thus, the match with the longest network mask ([longest prefix match](https://en.wikipedia.org/wiki/Longest_prefix_match)) is used.[[8]](https://en.wikipedia.org/wiki/Content-addressable_memory#cite_note-9)

Other CAM applications include:

* [CPU](https://en.wikipedia.org/wiki/Central_processing_unit) [fully associative cache controllers](https://en.wikipedia.org/wiki/CPU_cache) and [translation lookaside buffers](https://en.wikipedia.org/wiki/Translation_lookaside_buffer) (TLB)
* [Database](https://en.wikipedia.org/wiki/Database) engines
* [Data compression](https://en.wikipedia.org/wiki/Data_compression) hardware
* [Artificial neural networks](https://en.wikipedia.org/wiki/Artificial_neural_networks)[[9]](https://en.wikipedia.org/wiki/Content-addressable_memory#cite_note-Hinton,_Geoffrey_E_19842-10)
* [Intrusion prevention system](https://en.wikipedia.org/wiki/Intrusion_prevention_system)
* Several custom computers, like the Goodyear [STARAN](https://en.wikipedia.org/wiki/STARAN), were built to implement CAM.

**See also**

* [Content addressable network](https://en.wikipedia.org/wiki/Content_addressable_network)
* [Content Addressable Parallel Processor](https://en.wikipedia.org/wiki/Content_Addressable_Parallel_Processor)
* [Content-addressable storage](https://en.wikipedia.org/wiki/Content-addressable_storage), or file system
* [Sparse distributed memory](https://en.wikipedia.org/wiki/Sparse_distributed_memory)
* [Tuple space](https://en.wikipedia.org/wiki/Tuple_space)

**Notes**

* 1. [Associative array](https://en.wikipedia.org/wiki/Associative_array) is a similar term but most often applied to a programming [data structure](https://en.wikipedia.org/wiki/Data_structure).[[1]](https://en.wikipedia.org/wiki/Content-addressable_memory#cite_note-1)

**References**

 Hannum et al. (2004)

  Pagiamtzis and Sheikholeslami (2006), pp. 712–713

  [TRW Computer Division](http://www.dtic.mil/cgi-bin/GetTRDoc?AD=AD408276&Location=U2&doc=GetTRDoc.pdf) [Archived](https://web.archive.org/web/20110805004452/http:/www.dtic.mil/cgi-bin/GetTRDoc?AD=AD408276&Location=U2&doc=GetTRDoc.pdf) August 5, 2011, at the [Wayback Machine](https://en.wikipedia.org/wiki/Wayback_Machine), 1963, p. 17.

  Storman et al. (1992)

  *Wise, Michael J; Powers, David M W (1984). "Indexing Prolog Clauses via Superimposed Code Words and Field Encoded Words". International Symposium on Logic Programming: 203–210.*

  *Colomb, Robert M (1991). "Enhancing unification in PROLOG through clause indexing". Journal of Logic Programming.* ***1*** *(10): 23–44.* [*doi*](https://en.wikipedia.org/wiki/Doi_(identifier))*:*[*10.1016/0743-1066(91)90004-9*](https://doi.org/10.1016%2F0743-1066%2891%2990004-9)*.*

  *Hucaby, David (2004).* [*CCNP BCMSN Exam Certification Guide: CCNP Self-study*](https://books.google.com/?id=-rnt_ik0mSYC&pg=PA71&dq=TCAM)*.* [*ISBN*](https://en.wikipedia.org/wiki/ISBN_(identifier))[*9781587200779*](https://en.wikipedia.org/wiki/Special:BookSources/9781587200779)*.*

  [Varghese, George](https://en.wikipedia.org/wiki/George_Varghese), *Network Algorithmics: An Interdisciplinary Approach to Designing Fast Networked Devices*, Morgan Kaufmann, 2005

* 1.  *Hinton, Geoffrey E. (1984).* [*"Distributed representations"*](http://repository.cmu.edu/cgi/viewcontent.cgi?article=2841&context=compsci)*.*

**Bibliography**

* Anargyros Krikelis, Charles C. Weems (editors) (1997). *Associative Processing and Processors*, IEEE Computer Science Press. [ISBN](https://en.wikipedia.org/wiki/ISBN_(identifier)) [0-8186-7661-2](https://en.wikipedia.org/wiki/Special:BookSources/0-8186-7661-2)
* Hannum et al.. (2004). *System and method for resetting and initializing a fully associative array to a known state at power on or through machine specific state*. U.S. Patent 6,823,434. Available by searching at <http://patft.uspto.gov/netahtml/PTO/search-bool.html>
* *Pagiamtis, K.; Sheikholeslami, A. (2006).* [*"Content-Addressable Memory (CAM) Circuits and Architectures: A Tutorial and Survey"*](https://www.pagiamtzis.com/pubs/pagiamtzis-jssc2006.pdf) *(PDF). IEEE Journal of Solid-State Circuits.* ***41*** *(3): 712–727.* [*Bibcode*](https://en.wikipedia.org/wiki/Bibcode_(identifier))*:*[*2006IJSSC..41..712P*](https://ui.adsabs.harvard.edu/abs/2006IJSSC..41..712P)*.* [*doi*](https://en.wikipedia.org/wiki/Doi_(identifier))*:*[*10.1109/JSSC.2005.864128*](https://doi.org/10.1109%2FJSSC.2005.864128)*.*
* Stormon, C.D.; Troullinos, N.B.; Saleh, E.M.; Chavan, A.V.; Brule, M.R.; Oldfield, J.V.; A general-purpose CMOS associative processor IC and system, Coherent Research Inc., East Syracuse, NY, USA, IEEE Micro, Dec. 1992, Volume: 12 Issue:6.
* TRW Computer Division. (1963). [*First interim report on optimum utilization of computers and computing techniques in shipboard weapons control systems*](https://web.archive.org/web/20110805004452/http:/www.dtic.mil/cgi-bin/GetTRDoc?AD=AD408276&Location=U2&doc=GetTRDoc.pdf). (BuWeps-Project RM1004 M88-3U1). Alexandria, Virginia:Defence Documentation Center for Scientific and Technical Information.