

Name: Umesh

Roll Number : 2018UEC2030

ECE – 1 (2018-2022)

Subject Code: ECC20

Subject: VLSI

6th Semester

Index

1. To plot the DC,AC,Transient Characteristic of NMOS and PMOS.
2. To simulate the simple MOS current mirror and cascode and Wilson current. Verify it's operation and find out Vmin.
3. To Study, Simulate, Plot and Observe CMOS Inverter Characteristics using DC and Transient Analysis.
4. To Study, Simulate, Plot and Observe output of Single Ended Differential Amplifier and Single Ended Differential Amplifier in Cascode Configuration.
5. 2 Stage Operational Amplifier.
6. To Study, Simulate, Plot and Observe output of CMOS Invertor-based Oscillator Configuration.
7. To implement 2X1 MUX using CMOS Logic.
8. 2X1 MUX using Transmission Gate.
9. 3 input XOR.

NAME : UMESH


2018UEC2030

SUBJECT: VLSI(ECC20)

EXPERIMENT:1

**AIM: TO PLOT THE DC,AC,TRANSIENT
CHARACTERISTIC OF NMOS AND PMOS .**


FOR NMOS:




DC Analysis:

.dc VDS 0 5 1mv VGS 0 4 1

GRAPH I(VDS) VS VDS




FOR AC ANALYSIS:




.ac dec 100 10 1.5G


Vin:



Vout:




FOR TRANSIENT ANALYSIS:




.tran 0 10u 0 1u


vin



Vout:




For PMOS:




FOR DC ANALYSIS:

`.dc VDS -5 0 1mV VGS -4 0 1`




FOR AC ANALYSIS:



.ac dec 100 10 1.5G


Vin:



Vout:




For transient analysis:




.tran 0 10u 0 1u

Vin:



Vout:



RESULTS:

Different types of response of MOSFET circuits for DC, AC and Transient Analysis using

LTSpice were studied, simulated, plotted and observed. The results were similar to

what was expected theoretically with minor errors.

PRECAUTIONS AND SOURCES OF ERROR:

1. Code should be correct.
2. The correct elements should be used.
3. Values should be defined as used in the experiment.
4. Incorrect values can lead to incorrect results.


NAME: UMESH

ROLL NO. :2018UEC2030

EXPERIMENT:2



AIM: To simulate the simple MOS current mirror and cascode and Wilson current. Verify it's operation and find out V_{min}

WITH DIRECT CURRENT SOURCE




.dc dec v1 0 5

Output




We get voltage: 1.7896661V

Now using voltage source with resistance




Input current:


For idm1



For idm2




Both are currents mirror.because both are identical





$V_{min} = 499.3723mV$

For cascode



Output currents graph







$V_{min} = 3.4376665V$

$I_{in} = 50\mu A$ and our I_{out} is approximately equal to $49.996585\mu A$

FOR WILSON CURRENT MIRROR





RESULT:

ALL GRAPHS OF MOS CURRENT MIRRORS and cascode And Wilson current mirror HAVE A MINIMUM POINT of voltage WHERE WE GET EQUAL CURRENT ($I_{in}=I_{out}$) which is shown in above figures.

1) V_{min} for 1 mos current mirror using current source directly, $v_{min}=1.7896661v$

2) V_{min} for 2 mos current mirror using voltage source with resistance, $V_{min}=499.3723mV$

3) V_{min} for cascode mos current mirror is $V_{min}=3.4376665v$

PRECAUTIONS :

- 1) MAY BE YOUR CIRCUIT IS WORKING PROPERLY
- 2) YOUR CIRCUIT MAY NOT BE GROUNDED

NAME:UMESH

ROLL NO.: 2018UEC2030

ECE SECTION 1


VLSI EXPERIMENT NO. 3

COURSE CODE: ECC20



EXPERIMENT 3

AIM: To Study, Simulate, Plot and Observe CMOS Inverter Characteristics using DC and Transient Analysis.

DC ANALYSIS



OUTPUTS




--- Operating Point ---		
V(vout):	1.8	voltage
V(vin):	0	voltage
V(n001):	1.8	voltage
Id(M2):	3.60731e-012	device_current
Ig(M2):	-0	device_current
Ib(M2):	6.43112e-021	device_current
Is(M2):	-3.60731e-012	device_current
Id(M1):	3.61e-012	device_current
Ig(M1):	0	device_current
Ib(M1):	-1.81e-012	device_current
Is(M1):	-1.8e-012	device_current
I(C1):	3.6e-026	device_current
I(V2):	-3.61e-012	device_current
I(V1):	0	device_current



Transient Analysis


```
.model NMOS NMOS(Kp=200u VTO=0.4)
.model PMOS PMOS(Kp=200u VTO=-0.4)

;op
```



Outputs:





```

--- Operating Point ---
V(vout):      1.8      voltage
V(vin):       0       voltage
V(n001):      1.8      voltage
Id(M2):       3.60731e-012 device_current
Ig(M2):       -0       device_current
Ib(M2):       6.43112e-021 device_current
Is(M2):       -3.60731e-012 device_current
Id(M1):       3.61e-012 device_current
Ig(M1):       0       device_current
Ib(M1):       -1.81e-012 device_current
Is(M1):       -1.8e-012 device_current
I(C1):        9e-026   device_current
I(V2):        -3.61e-012 device_current
I(V1):        0       device_current

```

RESULTS:

Outputs of CMOS Inverter Characteristics using DC and Transient Analysis were

studied, simulated, plotted and observed. The results were similar to what was

expected theoretically with minor errors

.

PRECAUTIONS AND SOURCES OF ERROR:

1. Code should be correct.
2. The correct elements should be used.
3. Values should be defined as used in the experiment.
4. Incorrect values can lead to varying results from what is expected.
5. Different elements can also cause varying results slightly.

NAME: UMESH

ROLL NUMBER: 2018UEC2030

CLASS/SECTION: Electronics and Communication Engineering 1

SUBJECT: VLSI (ECC20)

DATE: 28/01/2021


EXPERIMENT 4

AIM:


To Study, Simulate, Plot and Observe output of Single Ended Differential Amplifier and Single Ended Differential Amplifier in Cascode Configuration.

Single Ended Differential Amplifier

Circuit:



Output:




$$V(vin1)-V(vin2) = 1.994 \text{ mV}$$

$$V(out) \text{ peak} = 259.170\text{mV}$$

$$\text{Gain} = 259.170/1.994 = 129.975$$

Operating Bias Point Windows Solution:


 * C:\Users\Admin\Downloads\Differential_to_Single_Ended.asc




--- Operating Point ---		
V(n002) :	1.32452	voltage
V(vin1) :	0.8	voltage
V(n004) :	0.00545466	voltage
V(n003) :	1.32452	voltage
V(vin2) :	0.8	voltage
V(n001) :	2.5	voltage
V(vout) :	6.6226e-012	voltage
Id(M3) :	5e-005	device_current
Ig(M3) :	-0	device_current
Ib(M3) :	1.18548e-012	device_current
Is(M3) :	-5e-005	device_current
Id(M4) :	5e-005	device_current
Ig(M4) :	-0	device_current
Ib(M4) :	1.18548e-012	device_current
Is(M4) :	-5e-005	device_current
Id(M2) :	5e-005	device_current
Ig(M2) :	0	device_current
Ib(M2) :	-1.34188e-012	device_current
Is(M2) :	-5e-005	device_current
Id(M1) :	5e-005	device_current
Ig(M1) :	0	device_current
Ib(M1) :	-1.34188e-012	device_current
Is(M1) :	-5e-005	device_current
I(C1) :	-6.6226e-024	device_current
I(I1) :	0.0001	device_current
I(V3) :	0	device_current
I(V2) :	0	device_current
I(V1) :	-0.0001	device_current

Single Ended Differential Amplifier in Cascode Configuration

Circuit:



Output:



Peak to Peak Vin1 – Vin2 = 200 mV

Peak to Peak Vout = 814.058 – (-1133.628) = 1947.686 mV

Gain = 1947.686/200 = 9.738

Operating Bias Point Windows Solution:

C:\Users\Admin\Downloads\Differential_to_Single_Ended_Cascode.asc



--- Operating Point ---

```
V(n004) :      0.825527      voltage
V(vin1) :      0           voltage
V(n005) :     -0.411328     voltage
V(vout) :      0.825527     voltage
V(vin2) :      0           voltage
V(n001) :      1.8         voltage
V(n002) :      1.32747     voltage
V(n003) :      1.32747     voltage
Id(M6) :      4.99193e-005   device_current
Ig(M6) :      -0           device_current
Ib(M6) :      1.467e-012     device_current
Is(M6) :     -4.99193e-005   device_current
Id(M5) :      4.99193e-005   device_current
Ig(M5) :      -0           device_current
Ib(M5) :      1.467e-012     device_current
Is(M5) :     -4.99193e-005   device_current
Id(M3) :      4.99193e-005   device_current
Ig(M3) :      -0           device_current
Ib(M3) :      4.82531e-013   device_current
Is(M3) :     -4.99193e-005   device_current
Id(M4) :      4.99193e-005   device_current
Ig(M4) :      -0           device_current
Ib(M4) :      4.82531e-013   device_current
Is(M4) :     -4.99193e-005   device_current
Id(M2) :      4.99193e-005   device_current
Ig(M2) :      0            device_current
Ib(M2) :      8.06774e-008   device_current
Is(M2) :     -5e-005        device_current
Id(M1) :      4.99193e-005   device_current
Ig(M1) :      0            device_current
Ib(M1) :      8.06774e-008   device_current
Is(M1) :     -5e-005        device_current
I(I1) :      0.0001         device_current
I(V2) :      0              device_current
I(V1) :      0              device_current
I(V3) :     -9.98386e-005    device_current
```


RESULTS:

Outputs of Single Ended Differential Amplifier and Single Ended Differential Amplifier in Cascode Configuration, were studied, simulated, plotted and observed. The results were similar to what was expected theoretically with minor errors.

PRECAUTIONS AND SOURCES OF ERROR:


1. Code should be correct.
2. The correct elements should be used.
3. Values should be defined as used in the experiment.
4. Incorrect values and parameters of MOSFETs can lead to incorrect results.

NAME:UMESH

2018UEC2030

AIM: 2 STAGE OPAMP

EXPERIMENT:5




Name: UMESH
Date: 05/04/2021
Roll No: 2018UEC2030
Branch/Sec: ECE-1

Experiment-6


Aim of the experiment:

To Study, Simulate, Plot and Observe output of CMOS Invertor Based Oscillator Configuration.

Circuit Diagram:



Observation:





Results: Output of CMOS Invertor based Oscillator was studied, simulated, plotted and observed. The results were similar to what was expected theoretically with minor errors.

EXPERIMENT-7

Name: UMESH

Roll No: 2018UEC2030

AIM: To implement 2X1 MUX using CMOS Logic





EXPERIMENT-8

Name: Umesh

Roll no: 2018UEC2030

AIM: 2X1 MUX using Transmission Gate



Experiment-9

Name: Umesh

Roll no: 2018UEC2030

AIM: 3 input XOR

