


## HAPPY BIRTHDAY DESIGN PROBLEM

The Problem Statement has been already shared with specifications. This Report is made for the evaluation criteria.

### 1. Understanding and Block Diagram Development:

- **Transmits** a continuous 10-bit counter sequence (data generator + PISO transmitter).
- **Receives** the serial bitstream and **detects a 9-bit “birthday” pattern** (month+date).
- **Counts** how many times that pattern appears every second.
- **Displays** the count on **two seven-segment displays** (ones and tens).



### 2. Implementation Status:

Component	Module Name	Function	Implementation Status
<b>Data Generator</b>	seq_det_gen	10-bit counter producing serial frames	✓ Implemented
<b>Transmitter (PISO)</b>	seq_det_tx	Parallel-to-Serial data transmission	✓ Implemented

<b>Receiver (Pattern Detector)</b>	seq_det_rx	Detects 9-bit pattern 100000101	✓ Implemented
<b>Hit Counter</b>	(inside seq_det_rx)	Counts detected patterns per second	✓ Implemented
<b>1-Hz Divider</b>	(inside seq_det_rx)	Divides 10 kHz clock to 1 Hz	✓ Implemented
<b>Display Driver</b>	bcd_to_7seg	Converts binary to 7-segment display format	✓ Implemented
<b>Top Module Integration</b>	happy_birthday_top	Connects all blocks & outputs hit count	✓ Implemented
<b>Testbench</b>	tb_happy_birthday_top	Simulates full system behavior	✓ Implemented and validated

### 3.Code Quality:

[https://drive.google.com/drive/folders/1cR7-EkucXS3Xh7xAJfZQS7zuJppcRrU?usp=drive\\_link](https://drive.google.com/drive/folders/1cR7-EkucXS3Xh7xAJfZQS7zuJppcRrU?usp=drive_link)

Project Folder - Vivaodo

## Module Descriptions:

Module	Function	Clock/Timing correctness
<b>seq_det_gen</b>	10-bit counter, increments once per transmitted frame (10 bits).	Since i_count_valid pulses once every 10 clocks (via tx_done), you get 1 kHz frame rate at 10 kHz clock.
<b>seq_det_tx</b>	Serially transmits 10-bit word, 1 bit per clock.	Perfectly matches generator timing. One full word = 10 clocks.
<b>seq_det_tx_top</b>	Integrates generator + transmitter, triggers new word every 10 clocks.	Continuous 1 kHz frame flow.
<b>seq_det_rx</b>	Receives serial stream, checks for 9-bit pattern, counts hits every “1 s” (10 000 clocks).	Your divider sec_div == 9999 gives 1 Hz from 10 kHz — i.e., a 1 s display refresh.
<b>bcd_to_7seg</b>	Converts 4-bit BCD digits to segment pattern.	No timing dependence.
<b>happy_birthday_top</b>	Top integration: connects TX + RX + display logic.	Clean interface, no clock-domain mismatch.
<b>tb_happy_birthday_top</b>	Drives 10 kHz simulation clock (#50 delay → 100 $\mu$ s period).	Perfect simulation for the same 10 kHz system.