# RTL TO GDSII FLOW OF RADIX-4 BOOTH MULTIPLIER

## **CADENCE**

By:

Umesh Kanna K B

College Engineering Guindy, Anna University Chennai-25.

As I already exposed the Design concept of Radix-4 Booth multiplier and its algorithm, Let's straightly go into the part of complete RTL to GDSII flow using Cadence.

#### INTRODUCTION

The RTL to GDSII flow is the process of transforming a high-level description of a digital design into a physical layout that can be sent to a semiconductor foundry for fabrication. It begins with the RTL design, where the functionality of the chip is described using hardware description languages like Verilog or VHDL. This stage focuses on defining the logic behavior of the circuit, such as data processing, arithmetic, and control operations, without considering physical constraints.

Once the RTL code is written, it undergoes simulation and verification to ensure it works as intended. This involves creating testbenches to simulate the design's behavior and check for logical correctness. After functional verification, the design moves to synthesis, where the RTL code is converted into a gate-level netlist. This netlist describes the design using standard logic gates and flip-flops, taking into account timing, area, and power constraints to ensure the design can be physically realized.

Next comes floorplanning, where the physical layout of the chip is planned. This includes defining regions for various blocks, such as the core and input/output pads, and specifying the chip's boundaries. After floorplanning, the design enters the placement stage, where the standard cells are physically arranged on the chip. The objective is to minimize wire lengths and optimize performance while respecting area constraints.

Clock Tree Synthesis (CTS) follows, which ensures that the clock signal is distributed evenly across the chip to minimize clock skew. This is critical for ensuring synchronization between different parts of the chip. Then comes the routing stage, where the placed cells are interconnected using metal layers. The goal here is to ensure that all signals are properly routed while minimizing delays and adhering to design rules.

Parasitic extraction is the next step, where the resistive and capacitive effects of the metal wires are calculated. These parasitics affect signal delay and must be taken into account for accurate timing analysis. Static Timing Analysis (STA) follows, which checks whether the timing constraints, such as setup and hold times, are met throughout the design. If violations are found, adjustments may be made to the placement or routing.

Power analysis is then performed to estimate the total power consumption of the design, including both dynamic and static power. The goal is to identify areas where power consumption can be optimized. Once the power analysis is complete, physical verification takes place. This involves two checks: Design Rule Check (DRC), which ensures the layout adheres to the foundry's design rules, and Layout vs. Schematic (LVS), which verifies that the physical layout matches the original schematic design.

Finally, the design is exported to the GDSII format, which is the standard file format used for manufacturing the chip. The GDSII file contains all the details of the chip's physical layout and is sent to the foundry for the fabrication process. This completes the RTL to GDSII flow, transforming a high-level design into a physical chip ready for manufacturing.

#### PROCEDURE:

Create a new folder in desktop  $\rightarrow$  right click  $\rightarrow$  open terminal. In the terminal enter the following commands: i) \$ csh ii) \$ source /home/install/cshrc iii) \$ gedit


The gedit window opens. Write the Verilog code and save it as .v. Click new and write the code for testbench file and save it as tb.v. Now, in the folder where the codes are present, right click → open terminal and write the following commands. i) \$ csh ii) \$ source /home/install/cshrc iii) nclaunch, Nclaunch window opens.

Select multiple step option. Go to file  $\rightarrow$  set design directory  $\rightarrow$  select create cds.lib file  $\rightarrow$  click save. Tick the box don't include any libraries and click ok. Now select both the files and select launch Verilog compiler with current selection. Proceed if no errors found. Select the tb file under worklib and click launch elaborator with current selection.

Proceed to the next step if there are no errors. Now select the module file under snapshots and click launch simulator with current selection. The simvision window opens. In this window click the tb file, variables used in that module file will be listed.

Select all the variables and click send to target waveform. Waveform window opens. In the waveform window, give run button. The ouput waveform appears. Verify it.

#### SIMULATION WAVEFORM:



Include run.tcl and constraints.sdc file to the folder.

### TCL file:




#### SDC file:

```
create_clock -name clk -period 10 -waveform {0 5} [get_ports "clk"]
set_clock_transition -rise 0.1 [get_clocks "clk"]
set_clock_transition -fall 0.1 [get_clocks "clk"]
set_clock_uncertainty 0.01 [get_ports "clk"]
set_input_delay -max 1.0 [get_ports "rst"] -clock [get_clocks "clk"]
set_output_delay -max 1.0 [get_ports "count"] -clock [get_clocks "clk"]
```


Open Terminal . Genus -> source run.tcl. Schematic, Area, Power, Timing Reports will be generated . RTL PART Completed.


#### **SCHEMATIC:**



#### AREA, POWER, TIMING UNCONSTRAINED REPORTS:







Create a new folder in the desktop. Then copy and paste the bcd\_decimal.v file containing Verilog code and following files. ✓ Netlist file [fv\_map.v] ✓ Constraint file[.xdc] ✓ Lef file[.lef] ✓ Technology file[.tf] ✓ Logical libraries[.lib] ✓ Physical libraries[xx nm]

LAUNCHING CADENCE TOOL SUITE: • Right click on the folder → Select open in terminal window. • In the terminal window, enter the following commands to invoke C;

- \$ csh \$ source /home/install/cshrc Press Enter key Type, "INNOVUS" and press Enter to open the innovus window.
- After the INNOVUS tool opens, first step is to import the design as shown Add gate level netlist [.v] by clicking on the three dots icon under netlist Verilog . Then select top cells:Auto assign.
- LEF Files LEF files must be uploaded in a sequence and the sequence is tsl180l4.lef, tsl18fs120\_scl.lef and then tsl18cio250\_4lm.lef. Power Net VDD for Standard Cells and VDDO for IO, Ground Net VSS for standard cells and VSSO for IO, CPF file is optional and not taken as input here.

IO Assignment file – This file is used for assigning the IO pins in a specific order. If this file is not used then tool will automatically assign the input output ports in convenient order. This file also places the IO pads and Corner cells. • View Definition File – This file is actually called Multi Mode Multi Corner (MMMC) view definition file. This file takes timing library files, Capacitance Tables and SDC files as inputs. Then creates Best and Worst case rc\_corners for PVT analysis of the chip.

Also, creates Max and Min libraries for timing and delay. • Right click on library sets —new. • Name:max\_timing — library\_file —slow.lib. click ok. repeat the same steps for • Name:min\_timing —add fast.lib as library file. Click ok. • Right click on delay corners —new. • Name:min\_delay —library sets —min\_timing. Click ok. • Name:max\_delay —library sets —max\_timing. click ok. • Right click analysis view —select worst case — click ok. • Right click on hold analysis view —select best case —click ok. • Power Constraint File — The Common Power Format (CPF) is a file that contains the information regarding power reduction techniques. For example, if multiple voltages are to be applied to reduce power then this should contain details about the multiple voltages.

• Once all the files given then next step is to Save this file import configuration in that folder as [.global]. This is because in future for successive trails the [.globals] file can be loaded instead of importing all the files again individually.

CREATING FLOORPLAN: • Go to floor plan—specify floorplan—set the value for core to left,right,top and bottom fields—click ok. • Tool automatically gives a floorplan using Core utilization factor. Here, Core to die distance is mentioned but core to IO boundary also can be mentioned here. In this case, IO pad length must be taken into account. Lets say Core to die distance = 10 for core area.


CREATING POWERPLANNING: • Go to power → power planning → add ring →nets:VDD VSS. • Set width and spacing as 2 for all. → offset: 0.33 • Top & bottom: metal 5H • Right and left: metal 6 H. Click ok. • Power planning → Add stripes. • set nets:VDD VSS. • No. of sets: 3 • Layers: Metal 6 • width and spacing:2

ROUTING AND PLACEMENT: • Choose Route – Special Route. • Special Routes connects the Power nets the standard cells. Here, retain all the options as it is in the image. Only select Metal as the bottom layer and TOP Metal as Top layer. • Place →Place standard cells → Go to mode • Tick box place input and output pins → ok and finally click ok • Place → check placement and placement density can be viewed in terminal window. • Timing → Report timing → select Pre-CTS → ok. • Eco →optimize→select pre-CTS→ok.

TIMING ANALYSIS: • Again perform Timing analysis by following above steps. • Route  $\rightarrow$  Nano Route  $\rightarrow$  Specify attributes  $\rightarrow$ give nets: VDD VSS  $\rightarrow$ ok • Route  $\rightarrow$  Nano route  $\rightarrow$  route: • Timing driven set effect to 2. Set bottom layer 1: set top layer :9  $\rightarrow$ ok • Verify  $\rightarrow$ verify geomentry  $\rightarrow$ ok . • check for 0 violations. • Verify  $\rightarrow$ Verify connectivity  $\rightarrow$  ok. • Check for 0 violations.

EXPORTING FILE: • Go to file→GDS/OASIS. • Give name with .gds extension→click ok. • The layout can be viewed using k-layout software.

### GDSII Layout in KLayout software:



# YOU CAN SEE THE STEP BY STEP BACK-END FLOW WITHIN THIS BROADER VIEWOF .gds FILE:

