
RK3566_ABCDE
(Power&GND)




Caps should be ~~placed under~~ the U1000 package

Caps should be ~~placed close to~~ the U1000 package

Rockchip Electronics Co., Ltd					
Project:					
File:					
Date:				Rev:	V1.1
Designed by:		Reviewed by:	Default	Sheet:	11 of 99

Rockchip Confidential

RK3566_F(DDR PHY)




Rockchip Electronics Co., Ltd

Project:					
File:					
Date:				Rev:	V1.1
Designed by:		Reviewed by:	Default	Sheet:	11 of 99

Rockchip Confidential

RK3566_G(OSC/PLL/PMUIO1/2)



Note:

Caps of between dashed green lines and U1000 ~~should be placed under the U1000 package.~~
Other caps should be placed close to the U1000 package

Rockchip Confidential

Rockchip Electronics Co., Ltd					
Project:					
File:					
Date:				Rev:	V1.1
Designed by:		Reviewed by:	Default	Sheet:	11 of 99

RK3566_I(VCCIO2 Domain)

U1000-I

VCCIO2 Domain

Operating Voltage=1.8V/3.3V

EMMC_D0	/ FLASH_D0	/ GPIO1_B4_U	A32	EMMC_D0/FLASH_D0	
EMMC_D1	/ FLASH_D1	/ GPIO1_B5_U	B27	EMMC_D1/FLASH_D1	
EMMC_D2	/ FLASH_D2	/ GPIO1_B6_U	B32	EMMC_D2/FLASH_D2	
EMMC_D3	/ FLASH_D3	/ GPIO1_B7_U	B29	EMMC_D3/FLASH_D3	
EMMC_D4	/ FLASH_D4	/ GPIO1_C0_U	B33	EMMC_D4/FLASH_D4	
EMMC_D5	/ FLASH_D5	/ GPIO1_C1_U	A30	EMMC_D5/FLASH_D5	
EMMC_D6	/ FLASH_D6	/ GPIO1_C2_U	A30	EMMC_D6/FLASH_D6	
EMMC_D7	/ FLASH_D7	/ GPIO1_C3_U	A33	EMMC_D7/FLASH_D7	
EMMC_CMD	/ FLASH_WRn	/ GPIO1_C4_U	A27	EMMC_CMD/FLASH_WRN	
EMMC_CLKOUT	/ FLASH_DQS	/ GPIO1_C5_D	A29	EMMC_CLKOUT/FLASH_DQS_SOC	R1300 22R 5% R0201 — EMMC_CLKOUT/FLASH_DQS
EMMC_DATA_STROBE	/ FSPI_CS1n / FLASH_CLE	/ GPIO1_C6_D	1A16	EMMC_DATA_STROBE/FLASH_CLE	
EMMC_RSTn	/ FSPI_D2 / FLASH_WPn	/ GPIO1_C7_D	1B16	EMMC_RSTN/FLASH_WPN	
	FSPI_CLK / FLASH_ALE	/ GPIO1_D0_D	1A15		
	FSPI_D0 / FLASH_RDY	/ GPIO1_D1_U	1A17		
	FSPI_D1 / FLASH_RDn	/ GPIO1_D2_U	1A18		
Default is determined by FLASH_VOL_SEL/GPIO3_A7_U:	FSPI_D3 / FLASH_CS0n	/ GPIO1_D3_U	1B17		
L:VCCIO2 must supply 3.3V	FSPI_CS0n / FLASH_CS1n	/ GPIO1_D4_U	1C15		
H:VCCIO2 must supply 1.8V					

VCCIO_FLASH

VCCIO2 — 1C13 — C1300 0.1uF 6.3V X5R 10V C0201

J35

EMMC_D0/FLASH_D0 — TEST08 2T6 — TEST08

Note:
Reserve TestPoint for put the system into Maskrom mode to update the firmware

RK3566_J(VCCIO3 Domain)

U1000-J

VCCIO3 Domain

Operating Voltage=1.8V/3.3V

PWM0_M1 / SDMMC0_D0	/ UART2_TX_M1 / UART6_TX_M1	/ GPIO1_D5_U	1E20	SDMMC0_D0	
PWM3_M1 / SDMMC0_D1	/ UART2_RX_M1 / UART6_RX_M1	/ GPIO1_D6_U	1F19	SDMMC0_D1	
SDMMC0_D2	/ ARM_JTAG_TCK/ UART5_CTSn_M0	/ GPIO1_D7_U	1D20	SDMMC0_D2/ARMJTAG_TCK	
SDMMC0_D3	/ ARM_JTAG_TMS/ UART5_RTSn_M0	/ GPIO2_A0_U	1E18	SDMMC0_D3/ARMJTAG_TMS	
PWM10_M1 / SDMMC0_CMD	/ UART5_RX_M0	/ GPIO2_A1_U	1E19	SDMMC0_CMD	
SDMMC0_CLK / TEST_CLKOUT	/ UART5_TX_M0	/ GPIO2_A2_D	G38	SDMMC0_CLK_SOC R1301 22R 5% R0402 — SDMMC0_CLK	

VCCIO_SD

VCCIO3 — 1F17 — C1301 0.1uF 6.3V X5R 10V C0201


Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package


Rockchip Confidential

Rockchip Electronics Co., Ltd				
Project:				
File:				
Date:			Rev	V1.1
Designed by:		Reviewed by: Default	Sheet	11 of 99

RK3566_U(USB3.0/PCIe2.0 x1)



RK3566_V(USB2.0 HOST)



Note:

Caps of between dashed green lines and U1000
~~should be placed under the U1000 package.~~
Other caps should be placed close to the U1000 package


Rockchip Confidential

Rockchip Electronics Co., Ltd					
Project:					
File:					
Date:				Rev:	V1.1
Designed by:		Reviewed by:	Default	Sheet:	11 of 99

RK3566_K(VCCIO4 Domain)

RK3566_O(SARADC/OTP)

RK3566_N(VCCIO7 Domain)




Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package.

Rockchip Confidential


Rockchip Electronics Co., Ltd					
Project:					
File:					
Date:				Rev:	V1.1
Designed by:		Reviewed by:	Default	Sheet:	11 of 99

RK3566_P(MIPI_CSI_RX)



Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane + Sensor2 x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0 MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1

RK3566_M(VCCIO6 Domain)



Mode	16bit	12bit	10bit	8bit
CIF_D0	D0	--	--	--
CIF_D1	D1	--	--	--
CIF_D2	D2	--	--	--
CIF_D3	D3	--	--	--
CIF_D4	D4	D0	--	--
CIF_D5	D5	D1	--	--
CIF_D6	D6	D2	D0	--
CIF_D7	D7	D3	D1	--
CIF_D8	D8	D4	D2	D0
CIF_D9	D9	D5	D3	D1
CIF_D10	D10	D6	D4	D2
CIF_D11	D11	D7	D5	D3
CIF_D12	D12	D8	D6	D4
CIF_D13	D13	D9	D7	D5
CIF_D14	D14	D10	D8	D6
CIF_D15	D15	D11	D9	D7

Support BT601 YCbCr 422 8bit input
Support BT656 YCbCr 422 8bit input
Support RAW 8/10/12bit input
Support BT1120 YCbCr 422 8/10/12/16bit input, single/dual-edge sampling
Support 2/4 mixed BT656/BT1120 YCbCr 422 8bit input

Note:


Caps of between dashed green lines and U1000
~~should be placed under the U1000 package.~~
Other caps should be placed close to the U1000 package

Rockchip Confidential


Rockchip Electronics Co., Ltd

Project:					
File:					
Date:				Rev:	V1.1
Designed by:		Reviewed by:	Default	Sheet:	11 of 99


RK3566_R(MIPI_DSI_TX0/LVDS_TX0)



RK3566_S(MIPI_DSI_TX1)




RK3566_T(eDP TX)



Note:

Caps of between dashed green lines and U1000
~~should be placed under the U1000 package.~~
Other caps should be placed close to the U1000 package

RK3566_Q(HDMI2.0 TX)



Rockchip Electronics Co., Ltd					
Project:					
File:					
Date:				Rev:	V1.1
Designed by:		Reviewed by:	Default	Sheet:	11 of 99

Rockchip Confidential

RK3566_L(VCCIO5 Domain)

U1000-L

VCCIO5 Domain

Operating Voltage=1.8V/3.3V

	VOP_BT1120_D0	/ SPI1_CS0_M1			/ SDMMC2_D0_M1	/ GPIO3_A1_D	1U5
	VOP_BT1120_D1		/ GMAC1_TXD2_M0	/ I2S3_MCLK_M0	/ SDMMC2_D1_M1	/ GPIO3_A2_D	AR10
	VOP_BT1120_D2		/ GMAC1_TXD3_M0	/ I2S3_SCLK_M0	/ SDMMC2_D2_M1	/ GPIO3_A3_D	AP10
	VOP_BT1120_D3		/ GMAC1_RXD2_M0	/ I2S3_LRCK_M0	/ SDMMC2_D3_M1	/ GPIO3_A4_D	AR9
	VOP_BT1120_D4		/ GMAC1_RXD3_M0	/ I2S3_SDO_M0	/ SDMMC2_CMD_M1	/ GPIO3_A5_D	AP9
	VOP_BT1120_CLK		/ GMAC1_TXCLK_M0	/ I2S3_SDI_M0	/ SDMMC2_CLK_M1	/ GPIO3_A6_D	1U4
	VOP_BT1120_D5		/ GMAC1_RXCLK_M0		/ SDMMC2_DET_M1	/ GPIO3_A7_D	1V3
	VOP_BT1120_D6		/ ETH1_REFCLKO_25M_M0		/ SDMMC2_PWREN_M1	/ GPIO3_B0_D	AR7
PWM8_M0	/ VOP_BT1120_D7		/ GMAC1_RXD0_M0	/ UART4_RX_M1		/ GPIO3_B1_D	AP7
PWM9_M0	/ VOP_BT1120_D8		/ GMAC1_RXD1_M0	/ UART4_TX_M1		/ GPIO3_B2_D	AR6
	VOP_BT1120_D9	/ I2C5_SCL_M0	/ GMAC1_RXDV_CRS_M0		/ PDM_SDI0_M2	/ GPIO3_B3_D	AP6
	VOP_BT1120_D10	/ I2C5_SDA_M0	/ GMAC1_RXER_M0		/ PDM_SDI1_M2	/ GPIO3_B4_D	1U3
PWM10_M0	/ VOP_BT1120_D11	/ I2C3_SCL_M1	/ GMAC1_TXD0_M0			/ GPIO3_B5_D	1T4
PWM11_IR_M0	/ VOP_BT1120_D12	/ I2C3_SDA_M1	/ GMAC1_TXD1_M0			/ GPIO3_B6_D	1V2
PWM12_M0			/ GMAC1_TXEN_M0	/ UART3_TX_M1	/ PDM_SDI2_M2	/ GPIO3_B7_D	AP5
PWM13_M0			/ GMAC1_MCLKINOUT_M0	/ UART3_RX_M1	/ PDM_SDI3_M2	/ GPIO3_C0_D	AR4
	VOP_BT1120_D13	/ SPI1_MOSI_M1		/ PCIE20_PERSTn_M1	/ I2S1_SDO2_M2	/ GPIO3_C1_D	AP4
	VOP_BT1120_D14	/ SPI1_MISO_M1		/ UART5_TX_M1	/ I2S1_SDO3_M2	/ GPIO3_C2_D	AP3
	VOP_BT1120_D15	/ SPI1_CLK_M1		/ UART5_RX_M1	/ I2S1_SCLK_RX_M2	/ GPIO3_C3_D	AR2
PWM14_M0		/ VOP_PWM_M1	/ GMAC1_MDC_M0	/ UART7_TX_M1	/ PDM_CLK1_M2	/ GPIO3_C4_D	1P3
PWM15_IR_M0		/ SPDIF_TX_M1	/ GMAC1_MDIO_M0	/ UART7_RX_M1	/ I2S1_LRCK_RX_M2	/ GPIO3_C5_D	1P4
						VCCIO5_1	1N5
						VCCIO5_2	1N6

Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package.

Rockchip Confidential

Rockchip Electronics Co., Ltd			
Project:			
File:			
Date:		Rev:	V1.1
Designed by:	Reviewed by:	Default	Sheet: 11 of 99

RK3566_H(VCCIO1 Domain)

U1000-H

VCCIO1 Domain

Operating Voltage=1.8V/3.3V

	/ I2C3_SDA_M0	/ UART3_RX_M0	/ AUDIOPWM_LOUT_p	/ GPIO1_A0_U	A22
	/ I2C3_SCL_M0	/ UART3_TX_M0	/ AUDIOPWM_LOUT_n	/ GPIO1_A1_U	B22
SCR_CLK	/ I2S1_MCLK_M0	/ UART3_RTSn_M0		/ GPIO1_A2_D	A23
SCR_IO	/ I2S1_SCLK_TX_M0	/ UART3_CTSn_M0		/ GPIO1_A3_D	B23
	I2S1_SCLK_RX_M0	/ UART4_RX_M0 / PDM_CLK1_M0	/ SPDIF_TX_M0	/ GPIO1_A4_D	1A13
SCR_RST	/ I2S1_LRCK_TX_M0	/ UART4_RTSn_M0		/ GPIO1_A5_D	B24
	I2S1_LRCK_RX_M0	/ UART4_TX_M0 / PDM_CLK0_M0	/ AUDIOPWM_ROUT_p	/ GPIO1_A6_D	1A14
SCR_DET	/ I2S1_SDO0_M0	/ UART4_CTSn_M0	/ AUDIOPWM_ROUT_n	/ GPIO1_A7_D	B25
	I2S1_SDI1_M0	/ I2S1_SDI3_M0 / PDM_SDI3_M0	/ PCIE20_CLKREQn_M2	/ GPIO1_B0_D	1B13
	I2S1_SDO2_M0	/ I2S1_SDI2_M0 / PDM_SDI2_M0	/ PCIE20_WAKEn_M2	/ GPIO1_B1_D	A25
	I2S1_SDO3_M0	/ I2S1_SDI1_M0 / PDM_SDI1_M0	/ PCIE20_PERSTn_M2	/ GPIO1_B2_D	B26
		I2S1_SDI0_M0 / PDM_SDI0_M0		/ GPIO1_B3_D	1B14
				VCCIO1	1D13

RTC_SCL
RTC_SDA
I2S1_MCLK_M0_RK809
I2S1_SCLK_TX_M0_RK809
SPDIF_TX_M0
I2S1_LRCK_TX_M0_RK809
PDM_CLK0_M0_RK809
I2S1_SDO0_M0_RK809
I2S1_SDI0_M0/PDM_SDI0_M0_RK809

VCCIO_ACODEC
C1000
0.1uF/6.3V
X5R
10V
C0201

Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

Rockchip Confidential

Rockchip Electronics Co., Ltd					
Project:					
File:					
Date:				Rev:	V1.1
Designed by:		Reviewed by:	Default	Sheet:	11 of 99

12V/2A DCIN


Default 12V

Default 5.18V

VCC3V3_SYS

Default 3.39V

VCC5V0_SYS



WORKING_LEDEN_H_GPIO0_C3


Rockchip Electronics Co., Ltd					
Project:					
File:					
Date:				Rev:	V1.1
Designed by:		Reviewed by:	Default	Sheet:	11 of 99

PWM0_M0_CPU

PWM1_M0_LOGIC/GPU/NPU


VCC_DDR

VDD_CPU



VCC_3V3

VCC_1V8




Rockchip Confidential


Rockchip Electronics Co., Ltd					
Project:					
File:					
Date:				Rev	V1.1
Designed by:		Reviewed by	Default	Sheet	11 of 99

FLASH_VOL_SEL

Flash Power Manage

	VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH)	FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
eMMC	1.8V	FLASH_VOL_SEL --> Logic=H
Nand flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL --> Logic=L(Default)
SPI flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL --> Logic=L(Default)







Note:
FLASH_VOL_SEL state decided
to VCCIO2 domain IO driven by default
Logic=LE°3.3V IO driven
Logic=HE°1.8V IO driven


Rockchip Electronics Co., Ltd					
Project:					
File:					
Date:				Rev:	V1.1
Designed by:		Reviewed by:	Default	Sheet:	11 of 99


Rockchip Confidential


USB2.0 OTG0













Note:
USB3.0ÐÅºÅ¡ÀÉSD²»ÄÜÉæ±ä»»µÕ
Cè¦Ðè»»ÄÇ¸ö0Ðèñ¡Õñîàî¬µÄ¹æ¸ñ¡£



USB3.0 HOST

SATA



Rockchip Confidential

Rockchip Electronics Co., Ltd					
Project:					
File:					
Date:				Rev:	V1.1
Designed by:		Reviewed by:	Default	Sheet:	11 of 99

DDR3_DQ0 10
DDR3_DQ1 10
DDR3_DQ2 10
DDR3_DQ3 10
DDR3_DQ4 10
DDR3_DQ5 10
DDR3_DQ6 10
DDR3_DQ7 10
DDR3_DM0 10
DDR3_DQS0N 10
DDR3_DQS0P 10

DDR3_CLKN 10
DDR3_CLKP 10

DDR3_DQ8 10
DDR3_DQ9 10
DDR3_DQ10 10
DDR3_DQ11 10
DDR3_DQ12 10
DDR3_DQ13 10
DDR3_DQ14 10
DDR3_DQ15 10
DDR3_DM1 10
DDR3_DQS1N 10
DDR3_DQS1P 10

DDR3_DQ16 10
DDR3_DQ17 10
DDR3_DQ18 10
DDR3_DQ19 10
DDR3_DQ20 10
DDR3_DQ21 10
DDR3_DQ22 10
DDR3_DQ23 10
DDR3_DM2 10
DDR3_DQS2N 10
DDR3_DQS2P 10

DDR3_DQ24 10
DDR3_DQ25 10
DDR3_DQ26 10
DDR3_DQ27 10
DDR3_DQ28 10
DDR3_DQ29 10
DDR3_DQ30 10
DDR3_DQ31 10
DDR3_DM3 10
DDR3_DQS3N 10
DDR3_DQS3P 10

DDR3_CSON 10
DDR3_CSIN 10
DDR3_CKE 10
DDR3_ODT0 10
DDR3_ODT1 10

DDR3_BA2 10
DDR3_BA1 10
DDR3_BA0 10

DDR3_A15 10
DDR3_A14 10
DDR3_A13 10
DDR3_A12 10
DDR3_A11 10
DDR3_A10 10
DDR3_A9 10
DDR3_A8 10
DDR3_A7 10
DDR3_A6 10
DDR3_A5 10
DDR3_A4 10
DDR3_A3 10
DDR3_A2 10
DDR3_A1 10
DDR3_A0 10

DDR3_RESETN 10

DDRPHY_VREFOUT 10

DDR3_RASN 10
DDR3_CASN 10
DDR3_WEN 10

DDR3_RESETN
DDR3_CSON
DDR3_CSIN
DDR3_CKE
DDR3_ODT0
DDR3_ODT1
DDR3_CLKN
DDR3_CLKP
DDR3_BA2
DDR3_BA1
DDR3_BA0
DDR3_A15
DDR3_A14
DDR3_A13
DDR3_A12
DDR3_A11
DDR3_A10
DDR3_A9
DDR3_A8
DDR3_A7
DDR3_A6
DDR3_A5
DDR3_A4
DDR3_A3
DDR3_A2
DDR3_A1
DDR3_A0
DDR3_RASN
DDR3_CASN
DDR3_WEN
DDR3_DQ0
DDR3_DQ1
DDR3_DQ2
DDR3_DQ3
DDR3_DQ4
DDR3_DQ5
DDR3_DQ6
DDR3_DQ7
DDR3_DM0
DDR3_DQS0N
DDR3_DQS0P
DDR3_DQ8
DDR3_DQ9
DDR3_DQ10
DDR3_DQ11
DDR3_DQ12
DDR3_DQ13
DDR3_DQ14
DDR3_DQ15
DDR3_DM1
DDR3_DQS1N
DDR3_DQS1P
DDR3_DQ16
DDR3_DQ17
DDR3_DQ18
DDR3_DQ19
DDR3_DQ20
DDR3_DQ21
DDR3_DQ22
DDR3_DQ23
DDR3_DM2
DDR3_DQS2N
DDR3_DQS2P
DDR3_DQ24
DDR3_DQ25
DDR3_DQ26
DDR3_DQ27
DDR3_DQ28
DDR3_DQ29
DDR3_DQ30
DDR3_DQ31
DDR3_DM3
DDR3_DQS3N
DDR3_DQS3P
DDRPHY_VREFOUT

VCC_DDR
VREF_DDR_CA
VREF_DDR_DQ
GND

3U2 3U3 3U4 3U5 3U6 3U7 3U8
K4B4G0846D-BCMA
BGA78-0P8MM

3C1 3C2 3C3 3C4 3C5 3C6 3C7 3C8 1UF_6.3V C0402
3C9 10UF_6.3V C0603
3C10 3C11 3C12 3C13 3C14 3C15 3C16 3C17 3C18 3C29 3C30 3C31 3C32 3C33 3C34 3C35 3C36 3C37 3C38 3C39 3C40 3C41 3C42 3C43 3C44 3C45 3C46 3C47 3C57 3C59 3C60 3C61 3C63 3C64 3C65 3C66 3C67 3C68 3C69 3C70 3C71 3C72 3C73 3C110 3C111 3C112 3C113 3C117 3C118 3C119 3C128 100NF C0402
3C19 330PF C0402
3C20 12PF C0402
3C21 12PF C0402
3C24 100PF C0402
3C25 100PF C0402
3C26 3C27 3C48 3C49 3C50 3C51 3C94 3C95 3C98 3C99 3C137 3C138 3C139 3C140 100NF C0402
3C97 100UF C0402
EMI Option

3R3 3R4 3R7 3R8 3R11 3R12 3R19 3R20 240R_1% R0402


3C28 1NF C0402
3C22 3C23 100NF C0402

R3104 1K 1% R0402
R3106 1K 1% R0402
C3105 1NF C0402 X5R 50V
R3108 DNP
NC 1%
R3110 NC 1% R0402 DNP
C3127 1NF C0402 X5R 50V
R3109 0R 5% R0402
C3149 1NF X5R 50V C0402
C3150 1NF X5R 50V C0402

Notes:
Close to SOC

U1
APL5337/RT9190PSP/RT9045
APL5337/NCT3101S/UR6517/UR6515C/RT9173CPSP/RT9173DPSP
VIN GND REFEN VOUT NC8 NC7 VCNTL NC5 EPAD SOP-9
VCCSV0_SYS
3R9 100K_1% R0402
3R10 100K_1% R0402
3C52 10UF_6.3V C0603
3C53 100NF C0402
3C54 10UF_6.3V C0603
3C55 100NF C0402
3C56 100NF C0402
DDR_VTT
3C75 3C76 10UF_6.3V C0603
3C77 100NF C0402
3C78 1NF C0402


3C80 3C82 3C84 3C88 3C90 3C92 10UF_6.3V C0603
4.7UF_6.3V C0402
1UF_6.3V C0402
3C81 3C83 3C85 3C89 3C91 3C93 10UF_6.3V C0603
4.7UF_6.3V C0402
1UF_6.3V C0402
RP1 RP3 RP5 RP7 RP9 RP11 RP13 4*100R RN0402
RN0402 4*100R RP2 RP4 RP6 RP8 RP10 RP12 RP14
DDR3_DQS0N DDR3_DQS0P DDR3_DQS1N DDR3_DQS1P DDR3_DQS2N DDR3_DQS2P DDR3_DQS3N DDR3_DQS3P
DDR3_DM0 DDR3_DM1 DDR3_DM2 DDR3_DM3
DDR3_ODT0 DDR3_ODT1
DDR3_CKE DDR3_CSON DDR3_CSIN DDR3_WEN DDR3_RASN DDR3_CASN
DDR3_CLKN DDR3_CLKP
DDR3_A0 DDR3_A1 DDR3_A2 DDR3_A3 DDR3_A4 DDR3_A5 DDR3_A6 DDR3_A7 DDR3_A8 DDR3_A9 DDR3_A10 DDR3_A11 DDR3_A12 DDR3_A13 DDR3_A14 DDR3_A15
DDR3_BA0 DDR3_BA1 DDR3_BA2
3C100 3C102 3C104 3C106 3C108 3C129 3C131 3C133 3C135 100NF C0402
10NF C0402
1UF_6.3V C0402
3C101 3C103 3C105 3C107 3C109 3C130 3C132 3C134 3C136
3R13 3R14 100R R0402





If Flash is compatible, please notice
when eMMC is used, the option is that @eMMC is mounted, @Nand is not mounted,@SPI Flash is not mounted
when Nand is used, the option is that @Nand is mounted, @eMMC is not mounted,@SPI Flash is not mounted
when SPI Flash is used, the option is that SPI Flash is mounted, @eMMC is not mounted,@Nand is not mounted

Rockchip Electronics Co., Ltd					
Project:					
File:					
Date:				Rev:	V1.1
Designed by:		Reviewed by:	Default	Sheet:	11 of 99

Rockchip Confidential


SDMMC0_D0
SDMMC0_D1
SDMMC0_D2/ARMJTAG_TCK
SDMMC0_D3/ARMJTAG_TMS
SDMMC0_CMD
SDMMC0_CLK
SDMMC0_DET_L
SDMMC0_D2/ARMJTAG_TCK
SDMMC0_D3/ARMJTAG_TMS
SDMMC0_CMD
SDMMC0_CLK
SDMMC0_D0
SDMMC0_D1
SDMMC0_DET_L
Close to MicroSD Card
VCC3V3_SD
C4205
22PF
C0G
50V
C0402
C4204
4.7UF_6.3V
X5R
6.3V
C0402
MicroSD Card
GJ1
TF
SDMMC0_D2/ARMJTAG_TCK
SDMMC0_D3/ARMJTAG_TMS
SDMMC0_CMD
VCC3V3_SD
SDMMC0_CLK
SDMMC0_D0
SDMMC0_D1
SDMMC0_DET_L
R4200
SDMMC_CD
DATA2
CD/DATA3
CMD
VDD
CLK
VSS
DATA0
DATA1
CD
G1
G2
G3
G4
D4200
D4201
D4202
D4203
D4204
D4205
D4206
ESD5341N
ESD0402
DNP
Rockchip Electronics Co., Ltd
Project:
File:
Date:
Monday, July 24, 2023
Rev:
V1.1
Designed by:
Zhangdz
Reviewed by:
Default
Sheet:
11 of 99
Rockchip Confidential



Cj<=0.4pF
HDMI TX DDC
HDMI TX CEC
HDMI TX HPD
U5000
ESD5304D
DFN2510P10E
U5001
ESD5304D
DFN2510P10E
J2
HDMI
HDMI-AF
Type A
D5000
B5819W
SOD-523
D5001
B5819W
SOD323
ED5000
ED5001
ED5002
ED5003
ESD5341N
ESD0402
R5000
10K
5%
R0402
R5001
1.8K
5%
R0402
R5002
10K
5%
R0402
R5003
1.8K
5%
R0402
R5004
DNP
NC/0R 5%
R0402
R5005
1K
5%
R0402
R5006
27K
5%
R0402
R5007
100K
5%
R0402
C5106
1uF 6.3V
X5R
20V
C0402
Q2
Q3
Q4
SOT-23
VMN6001
VCC5V0_SYS
VCC_3V3
VCC5V_HDMI_TX
HDMI_TX2P_PORT
HDMI_TX2N_PORT
HDMI_TX1P_PORT
HDMI_TX1N_PORT
HDMI_TX0P_PORT
HDMI_TX0N_PORT
HDMI_TXCLKP_PORT
HDMI_TXCLKN_PORT
HDMITX_SCL
HDMITX_SDA
HDMITX_CEC_M0
HDMI_TX_HPDIN
HDMI_TXDDC_SCL_PORT
HDMI_TXDDC_SDA_PORT
HDMI_TX_CEC_PORT
HDMI_TX_HPD_PORT
Rockchip Electronics Co., Ltd
Project:
File:
Date:
Rev: V1.1
Designed by:
Reviewed by: Default
Sheet: 11 of 99
Rockchip Confidential





Rockchip Electronics Co., Ltd

Project:			
File:			
Date:		Rev:	V1.1
Designed by:	Reviewed by: Default	Sheet:	11 of 99

Rockchip Confidential








Rockchip Electronics Co., Ltd					
Project:					
File:					
Date:				Rev	V1.1
Designed by:		Reviewed by	Default	Sheet	11 of 99

IR Receiver




Rockchip Electronics Co., Ltd					
Project:					
File:					
Date:				Rev:	V1.1
Designed by:		Reviewed by:	Default	Sheet:	11 of 99

Rockchip Confidential

Debug UART2



When the project is design,
Please use the circuit below



default 1.8V

Reserved a voltage divide circuit
for 3.3V RX input compatible.

Rockchip Electronics Co., Ltd					
Project:					
File:					
Date:				Rev:	V1.1
Designed by:		Reviewed by:	Default	Sheet:	11 of 99

Rockchip Confidential

TOP Mark





BOTTOM Mark




Rockchip Electronics Co., Ltd					
Project:					
File:					
Date:				Rev:	V1.1
Designed by:		Reviewed by:	Default	Sheet:	11 of 99

Rockchip Confidential






PMIC RK809 DCDC




DDR4	1.2V	62K 1%
LPDDR4/4x	1.1V	47K 1%
DDR3	1.53V	110K 1%
DDR3L	1.35V	82K 1%
LPDDR3	1.2V	62K 1%

Default:1.1V

PMIC RK809 LDO




PMIC RK809 Managerment



C2152 Close to RK809.
SNSP/SNSN follow rules of difference line.

PMIC RK809 CODEC



Rockchip Confidential


Rockchip Electronics Co., Ltd	
Project:	
File:	
Date: Wednesday, September 23, 2020	Rev. V1.0
Designed by: Daniel.J	Reviewed by: Default
Sheet: 11 of 99	

I2C0_SCL_PMIC
I2C0_SDA_PMIC
PMIC_SLEEP_H

I2C1_SCL
I2C1_SDA
RTCIC_INT_L_GPIO0_B5

RTC IC

²Î¿¼Î¼Î²BAT54C




Address:Read A3H,Write A2H

Rockchip Confidential


Rockchip Electronics Co., Ltd					
Project:					
File:					
Date:	Wednesday, September 23, 2020			Rev.	V1.0
Designed by:	Daniel.J	Reviewed by:	Default	Sheet	11 of 99

AUDIO_IntegratedAmp





Headphone



	Rockchip Electronics Co., Ltd
Project:	
File:	
Date: Wednesday, September 23, 2020	Rev: V0.1
Designed by: DanielJ / Reviewed by: Default	Sheet: 11 of 99