

FPGA\$ID

The better SID.

Pinout Information:

