

QUESTION 1

```
;/-----PROGRAM DESCRIPTION-----\;

;GENERATE A 2KHZ, 50% DUTY CYCLE SQUARE WAVE ON RB0

;GENERATE A 1KHZ, 25% DUTY CYCLE SQUARE WAVE ON RB1

;USES ONE TIMER(TIMER0)

;THE COMF INSTRUCTION IS USED TO MAKE OUTPUT WAVEFORMS IN PHASE

;AS A RESULT, THE ENTIRE PORTB IS RESERVED

;/-----LIST-----\;

LIST P=18F2420, MM=OFF, R=HEX, ST=OFF, X=OFF

;/-----CONFIG BITS-----\;

; CONFIG1H

CONFIG OSC = HS ; Oscillator Selection bits (HS oscillator)

CONFIG FCMEN = OFF ; Fail-Safe Clock Monitor Enable bit (Fail-Safe Clock Monitor
disabled)

CONFIG IESO = OFF ; Internal/External Oscillator Switchover bit (Oscillator
Switchover mode disabled)

; CONFIG2L

CONFIG PWRT = OFF ; Power-up Timer Enable bit (PWRT disabled)

CONFIG BOREN = OFF ; Brown-out Reset Enable bits (Brown-out Reset disabled in hardware
and software)

CONFIG BORV = 3 ; Brown Out Reset Voltage bits (Minimum setting)

; CONFIG2H

CONFIG WDT = OFF ; Watchdog Timer Enable bit (WDT disabled (control is placed on the
SWDTEN bit))

CONFIG WDTPS = 32768 ; Watchdog Timer Postscale Select bits (1:32768)

; CONFIG3H

CONFIG CCP2MX = PORTC ; CCP2 MUX bit (CCP2 input/output is multiplexed with RC1)

CONFIG PBADEN = OFF ; PORTB A/D Enable bit (PORTB<4:0> pins are configured as digital
I/O on Reset)

CONFIG LPT1OSC = OFF ; Low-Power Timer1 Oscillator Enable bit (Timer1 configured for
higher power operation)

CONFIG MCLRE = ON ; MCLR Pin Enable bit (MCLR pin enabled; RE3 input pin disabled)

; CONFIG4L
```

```

CONFIG STVREN = OFF          ; Stack Full/Underflow Reset Enable bit (Stack full/underflow will
not cause Reset)

CONFIG LVP = OFF             ; Single-Supply ICSP Enable bit (Single-Supply ICSP disabled)

CONFIG XINST = OFF          ; Extended Instruction Set Enable bit (Instruction set extension
and Indexed Addressing mode disabled (Legacy mode))

; CONFIG5L

CONFIG CP0 = OFF            ; Code Protection bit (Block 0 (000800-001FFFh) not code-protected)

CONFIG CP1 = OFF            ; Code Protection bit (Block 1 (002000-003FFFh) not code-protected)

; CONFIG5H

CONFIG CPB = OFF            ; Boot Block Code Protection bit (Boot block (000000-0007FFh) not
code-protected)

CONFIG CPD = OFF            ; Data EEPROM Code Protection bit (Data EEPROM not code-protected)

; CONFIG6L

CONFIG WRT0 = OFF           ; Write Protection bit (Block 0 (000800-001FFFh) not write-
protected)

CONFIG WRT1 = OFF           ; Write Protection bit (Block 1 (002000-003FFFh) not write-
protected)

; CONFIG6H

CONFIG WRTC = OFF           ; Configuration Register Write Protection bit (Configuration
registers (300000-3000FFh) not write-protected)

CONFIG WRTB = OFF           ; Boot Block Write Protection bit (Boot block (000000-0007FFh) not
write-protected)

CONFIG WRTD = OFF           ; Data EEPROM Write Protection bit (Data EEPROM not write-
protected)

; CONFIG7L

CONFIG EBTR0 = OFF          ; Table Read Protection bit (Block 0 (000800-001FFFh) not protected
from table reads executed in other blocks)

CONFIG EBTR1 = OFF          ; Table Read Protection bit (Block 1 (002000-003FFFh) not protected
from table reads executed in other blocks)

; CONFIG7H

CONFIG EBTRB = OFF          ; Boot Block Table Read Protection bit (Boot block (000000-0007FFh)
not protected from table reads executed in other blocks)

```

```

;/-----INCLUDE LIBRARY FOR PIC18F2420-----\;

#include <p18f2420.inc>

;/-----SETUP FOR POWER UP AND INTERRUPTS-----\;

    ORG 0x00

    GOTO START          ;Go to beginning of program

    ORG 0x08

    RETFIE

    ORG 0x18

    RETFIE

;/-----START OF ACTUAL PROGRAM-----\;

START

;/SETUP

    ;/Enable PORTB as output

    BCF TRISB, 0        ;RB0 as output

    BCF TRISB, 1        ;RB1 as output


    ;/Configure Timer0 register

    MOVLW B'00001000'    ;Timer0 in 16-bit mode, no prescaler

    MOVWF T0CON

    BCF INTCON, TMR0IF   ;Clear Timer0 interrupt flag


    ;/Initialize Timer0

    RCALL LOAD_TIMER


    ;/Clear PORTB

    CLRF PORTB          ;Ensure that PORTB has no prior value

```

```

; /-----MAIN-----\;

85 MAIN    COMF PORTB          ;Start output waveform on both RB0 and RB1 at the same time

        ;/250 us Delay

        RCALL DELAY_250       ;249.250 us (.500 for RCALL + 248.75 for subroutine)

88        NOP                  ; .250 us

89        NOP                  ; .250 us

        COMF PORTB          ; .250 us. Toggle both pins at the same time

        ;/750 us Delay

        RCALL DELAY_750       ;749.250 us (.500 for RCALL + 748.75 for subroutine)

        BRA MAIN              ; .500 us (plus .250 us from the COMF PORTB on MAIN to total 750 us)

; /-----\;

; /248.75 us Delay Subroutine

DELAY_250

        BSF TOCON, TMR0ON     ;Start Timer0.                .250 us

AGAIN    BTFSS INTCON,TMR0IF ;Keep counting for            245.000 us

        BRA AGAIN

        BCF TOCON, TMR0ON     ;Stop Timer0                .250 us

        BCF INTCON, TMR0IF    ;Clear Timer0 interrupt flag .250 us

        RCALL LOAD_TIMER      ;Reload Timer0                2.000 us

        NOP                   ;NOP for more precision       .250 us

        NOP                   ;NOP for more precision       .250 us

        RETURN                ;                            .500 us

; /748.750 us Delay Subroutine

DELAY_750

        RCALL DELAY_250       ;249.250 us (.500 for RCALL + 248.75 for subroutine)

110      BTG PORTB, 0          ; .250 us

        RCALL DELAY_250       ;249.250 us

112      BTG PORTB, 0          ; .250 us

        RCALL DELAY_250       ;249.250 us

114      RETURN                ; .500 us

```

```
;/Subroutine to initialize Timer0
```

```
LOAD_TIMER
```

```
    MOVLW H'FC'
```

```
    MOVWF TMR0H           ;TMR0H = FC
```


```
    MOVLW H'2D'
```

```
    MOVWF TMR0L           ;TMR0L = 2D
```

```
    RETURN
```

```
END
```

MEASURED WAVEFORMS



Value to be loaded into Timer0



- $\frac{245 \mu s}{0.250 \mu s} = 980$
- $65536 - 980 = 64556 \rightarrow \text{FC2C in hex*}$

***FC2D** instead of **FC2C** was loaded for more precise square waves

The length of **DELAY_250** (248.75 μs) was dependent upon the length of **DELAY_750** (748.75 μs)


- $$\frac{\text{DELAY_750} - (\text{BTG (line 110)} + \text{BTG (line 112)} + \text{RETURN (line 114)})}{3} = \frac{748.75 \mu s - 1 \mu s}{3} = 249.25 \mu s$$
- $249.25 \mu s - \text{RCALL (0.500 } \mu s) = 248.75 \mu s$
- Therefore, **NOPs** on lines 88 and 89 were necessary to total a 250 μs delay

QUESTION 1: WHY COMF WAS USED



- The `COMF` instruction was used to make output waveforms in phase
- Zooming into the waveforms shows that the output waveforms are indeed in phase

RAW NOTES (ROCKETBOOK SCAN)


$$\text{Time needs to count } \frac{225 \text{ psi}}{0.250 \text{ psi}} = 980 \text{ times}$$

$$65536 - 980 = 64556$$

QUESTION 2

```
;/-----PROGRAM DESCRIPTION-----\;

;COUNT THE NUMBER OF EDGES AT INPUT OF RA4

;OUTPUT THE COUNT AT PORTC

;/-----LIST-----\;

LIST P=18F2420, MM=OFF, R=HEX, ST=OFF, X=OFF

;/-----CONFIG BITS-----\;

; CONFIG1H

CONFIG OSC = HS ; Oscillator Selection bits (HS oscillator)

CONFIG FCMEN = OFF ; Fail-Safe Clock Monitor Enable bit (Fail-Safe Clock Monitor
disabled)

CONFIG IESO = OFF ; Internal/External Oscillator Switchover bit (Oscillator
Switchover mode disabled)

; CONFIG2L

CONFIG PWRT = OFF ; Power-up Timer Enable bit (PWRT disabled)

CONFIG BOREN = OFF ; Brown-out Reset Enable bits (Brown-out Reset disabled in hardware
and software)

CONFIG BORV = 3 ; Brown Out Reset Voltage bits (Minimum setting)

; CONFIG2H

CONFIG WDT = OFF ; Watchdog Timer Enable bit (WDT disabled (control is placed on the
SWDTEN bit))

CONFIG WDTPS = 32768 ; Watchdog Timer Postscale Select bits (1:32768)

; CONFIG3H

CONFIG CCP2MX = PORTC ; CCP2 MUX bit (CCP2 input/output is multiplexed with RC1)

CONFIG PBAEN = OFF ; PORTB A/D Enable bit (PORTB<4:0> pins are configured as digital
I/O on Reset)

CONFIG LPT1OSC = OFF ; Low-Power Timer1 Oscillator Enable bit (Timer1 configured for
higher power operation)

CONFIG MCLRE = ON ; MCLR Pin Enable bit (MCLR pin enabled; RE3 input pin disabled)

; CONFIG4L

CONFIG STVREN = OFF ; Stack Full/Underflow Reset Enable bit (Stack full/underflow will
not cause Reset)
```



```

CONFIG  LVP = OFF                ; Single-Supply ICSP Enable bit (Single-Supply ICSP disabled)

CONFIG  XINST = OFF              ; Extended Instruction Set Enable bit (Instruction set extension
and Indexed Addressing mode disabled (Legacy mode))

; CONFIG5L

CONFIG  CP0 = OFF                ; Code Protection bit (Block 0 (000800-001FFFh) not code-protected)

CONFIG  CP1 = OFF                ; Code Protection bit (Block 1 (002000-003FFFh) not code-protected)

; CONFIG5H

CONFIG  CPB = OFF                ; Boot Block Code Protection bit (Boot block (000000-0007FFh) not
code-protected)

CONFIG  CPD = OFF                ; Data EEPROM Code Protection bit (Data EEPROM not code-protected)

; CONFIG6L

CONFIG  WRT0 = OFF                ; Write Protection bit (Block 0 (000800-001FFFh) not write-
protected)

CONFIG  WRT1 = OFF                ; Write Protection bit (Block 1 (002000-003FFFh) not write-
protected)

; CONFIG6H

CONFIG  WRTC = OFF                ; Configuration Register Write Protection bit (Configuration
registers (300000-3000FFh) not write-protected)

CONFIG  WRTB = OFF                ; Boot Block Write Protection bit (Boot block (000000-0007FFh) not
write-protected)

CONFIG  WRTD = OFF                ; Data EEPROM Write Protection bit (Data EEPROM not write-
protected)

; CONFIG7L

CONFIG  EBTR0 = OFF                ; Table Read Protection bit (Block 0 (000800-001FFFh) not protected
from table reads executed in other blocks)

CONFIG  EBTR1 = OFF                ; Table Read Protection bit (Block 1 (002000-003FFFh) not protected
from table reads executed in other blocks)

; CONFIG7H

CONFIG  EBTRB = OFF                ; Boot Block Table Read Protection bit (Boot block (000000-0007FFh)
not protected from table reads executed in other blocks)

```

```

;/-----INCLUDE LIBRARY FOR PIC18F2420-----\;

#include <p18f2420.inc>

;/-----SETUP FOR POWER UP AND INTERRUPTS-----\;

    ORG 0x00

    GOTO START                ;Go to beginning of program

    ORG 0x08

    RETFIE

    ORG 0x18

    RETFIE

;/-----START OF ACTUAL PROGRAM-----\;

START

;/SETUP

    ;/Configure PORT pins

    BSF TRISA, RA4            ;Pin RA4 as clock input for Timer0 in counter mode

    CLRF TRISC                ;PORTC as output


    ;/Configure Timer0 as counter

    MOVLW B'01101000'        ;8-Bit mode. External Clock from RA4/T0CKI pin.
                                Increment on L-to-H edge. No prescaler
    MOVWF T0CON


;/MAIN

    ;/Initialize Timer0

MAIN  CLRF TMR0L              ;TMR0L = 0

    BCF INTCON, TMR0IF        ;Clear Timer0 interrupt flag bit


    ;/Start the loop

    BSF T0CON, TMR0ON         ;Enable Timer0 to start counting the clock edges at RA4

AGAIN MOVFF TMR0L, PORTC      ;Output the number of counts at PORTB

    BTFSS INTCON, TMR0IF      ;Keep counting until TMR0L overflows

    BRA AGAIN

    BCF T0CON, TMR0ON         ;Stop Timer0

    BRA MAIN

END

```

WAVEFORMS

