```
;/-----;
     ;GENERATE A 2KHZ, 50% DUTY CYCLE SQUARE WAVE ON RBO
     ; GENERATE A 1KHZ, 25% DUTY CYCLE SQUARE WAVE ON RB1
                 ; USES ONE TIMER (TIMERO)
;THE COMF INSTRUCTION IS USED TO MAKE OUTPUT WAVEFORMS IN PHASE
          ; AS A RESULT, THE ENTIRE PORTB IS RESERVED
;/-----;
LIST P=18F2420, MM=OFF, R=HEX, ST=OFF, X=OFF
;/-----;
; CONFIG1H
 CONFIG OSC = HS
                          ; Oscillator Selection bits (HS oscillator)
 CONFIG FCMEN = OFF
                          ; Fail-Safe Clock Monitor Enable bit (Fail-Safe Clock Monitor
disabled)
 CONFIG IESO = OFF
                          ; Internal/External Oscillator Switchover bit (Oscillator
Switchover mode disabled)
; CONFIG2L
 CONFIG PWRT = OFF
                          ; Power-up Timer Enable bit (PWRT disabled)
 CONFIG BOREN = OFF
                          ; Brown-out Reset Enable bits (Brown-out Reset disabled in hardware
and software)
 CONFIG BORV = 3
                          ; Brown Out Reset Voltage bits (Minimum setting)
; CONFIG2H
 CONFIG WDT = OFF
                          ; Watchdog Timer Enable bit (WDT disabled (control is placed on the
SWDTEN bit))
 CONFIG WDTPS = 32768
                         ; Watchdog Timer Postscale Select bits (1:32768)
; CONFIG3H
 CONFIG CCP2MX = PORTC ; CCP2 MUX bit (CCP2 input/output is multiplexed with RC1)
 CONFIG PBADEN = OFF ; PORTB A/D Enable bit (PORTB<4:0> pins are configured as digital
I/O on Reset)
 CONFIG LPT1OSC = OFF
                          ; Low-Power Timer1 Oscillator Enable bit (Timer1 configured for
higher power operation)
 CONFIG MCLRE = ON
                          ; MCLR Pin Enable bit (MCLR pin enabled; RE3 input pin disabled)
; CONFIG4L
```

```
CONFIG STVREN = OFF
                            ; Stack Full/Underflow Reset Enable bit (Stack full/underflow will
not cause Reset)
 CONFIG LVP = OFF
                              ; Single-Supply ICSP Enable bit (Single-Supply ICSP disabled)
 CONFIG XINST = OFF
                              ; Extended Instruction Set Enable bit (Instruction set extension
and Indexed Addressing mode disabled (Legacy mode))
; CONFIG5L
 CONFIG CP0 = OFF ; Code Protection bit (Block 0 (000800-001FFFh) not code-protected)
 CONFIG CP1 = OFF ; Code Protection bit (Block 1 (002000-003FFFh) not code-protected)
; CONFIG5H
 CONFIG CPB = OFF
                     ; Boot Block Code Protection bit (Boot block (000000-0007FFh) not
code-protected)
 CONFIG CPD = OFF
                             ; Data EEPROM Code Protection bit (Data EEPROM not code-protected)
; CONFIG6L
 CONFIG WRT0 = OFF
                            ; Write Protection bit (Block 0 (000800-001FFFh) not write-
protected)
                            ; Write Protection bit (Block 1 (002000-003FFFh) not write-
 CONFIG WRT1 = OFF
protected)
; CONFIG6H
  CONFIG WRTC = OFF ; Configuration Register Write Protection bit (Configuration
registers (300000-3000FFh) not write-protected)
                            ; Boot Block Write Protection bit (Boot block (000000-0007FFh) not
 CONFIG WRTB = OFF
write-protected)
 CONFIG WRTD = OFF
                             ; Data EEPROM Write Protection bit (Data EEPROM not write-
protected)
; CONFIG7L
 CONFIG EBTR0 = OFF
                             ; Table Read Protection bit (Block 0 (000800-001FFFh) not protected
from table reads executed in other blocks)
 CONFIG EBTR1 = OFF
                             ; Table Read Protection bit (Block 1 (002000-003FFFh) not protected
from table reads executed in other blocks)
; CONFIG7H
 CONFIG EBTRB = OFF
                              ; Boot Block Table Read Protection bit (Boot block (000000-0007FFh)
not protected from table reads executed in other blocks)
```

```
;/-----include Library for pic18F2420-----;;
#include <p18f2420.inc>
;/-----;;
    ORG 0x00
    GOTO START ;Go to beginning of program
    ORG 0x08
    RETFIE
    ORG 0x18
    RETFIE
;/-----;
START
;/SETUP
    ;/Enable PORTB as output
    BCF TRISB, 0 ;RB0 as output
    BCF TRISB, 1 ;RB1 as output
    ;/Configure TimerO register
    MOVLW B'00001000' ; Timer0 in 16-bit mode, no prescalar
    MOVWF TOCON
    BCF INTCON, TMR0IF ;Clear Timer0 interrupt flag
     ;/Initialize Timer0
    RCALL LOAD TIMER
    ;/Clear PORTB
    CLRF PORTB ;Ensure that PORTB has no prior value
```

```
;/----;
85 MAIN COMF PORTB
                      ;Start output waveform on both RBO and RB1 at the same time
       ;/250 us Delay
       RCALL DELAY 250
                      ;249.250 us (.500 for RCALL + 248.75 for subroutine)
88
       NOP
                      ; .250 us
                      ; .250 us
89
       NOP
       COMF PORTB ; .250 us. Toggle both pins at the same time
       ;/750 us Delay
       RCALL DELAY 750 ;749.250 us (.500 for RCALL + 748.75 for subroutine)
       BRA MAIN
                  ; .500 us (plus .250 us from the COMF PORTB on MAIN to total 750 us)
  ;/-----;
  ;/248.75 us Delay Subroutine
  DELAY 250
       BSF TOCON, TMROON ;Start TimerO. .250 us
  AGAIN BTFSS INTCON, TMR0IF ; Keep counting for 245.000 us
       BRA AGAIN
       BCF TOCON, TMROON ;Stop TimerO
                                                .250 us
       BCF INTCON, TMR0IF ;Clear Timer0 interrupt flag .250 us
       RCALL LOAD TIMER ; Reload Timer0
                                               2.000 us
       NOP
                       ;NOP for more precision
                                                .250 us
                       ;NOP for more precision
       NOP
                                                .250 us
       RETURN
                                                .500 us
  ;/748.750 us Delay Subroutine
  DELAY 750
       RCALL DELAY 250 ;249.250 us (.500 for RCALL + 248.75 for subroutine)
      BTG PORTB, 0 ; .250 us
110
       RCALL DELAY_250 ;249.250 us
   BTG PORTB, 0 ; .250 us
112
       RCALL DELAY_250 ;249.250 us
114
   RETURN ; .500 us
```

;/Subroutine to initialize Timer0

LOAD TIMER

MOVLW H'FC'

MOVWF TMR0H ; TMR0H = FC


MOVLW H'2D'

MOVWF TMR0L ; TMR0L = 2D

RETURN

END

## **MEASURED WAVEFORMS**



## Value to be loaded into Timer0


• 
$$\frac{245 \,\mu s}{0.250 \,\mu s} = 980$$


•  $65536 - 980 = 64556 \rightarrow FC2C$  in hex\*

\*FC2D instead of FC2C was loaded for more precise square waves

The length of DELAY\_250 (248.75  $\mu$ s) was dependent upon the length of DELAY\_750 (748.75  $\mu$ s)


- 249.25 μs RCALL (0.500 μs) = 248.75 μs
- Therefore, NOPs on lines 88 and 89 were necessary to total a 250 µs delay





- The COMF instruction was used to make output waveforms in phase
- Zooming into the waveforms shows that the output waveforms are indeed in phase

## **RAW NOTES (ROCKETBOOK SCAN)**




```
;/-----;
         ; COUNT THE NUMBER OF EDGES AT INPUT OF RA4
              ;OUTPUT THE COUNT AT PORTC
;/-----;
LIST P=18F2420, MM=OFF, R=HEX, ST=OFF, X=OFF
;/-----;
; CONFIG1H
 CONFIG OSC = HS
                          ; Oscillator Selection bits (HS oscillator)
 CONFIG FCMEN = OFF
                         ; Fail-Safe Clock Monitor Enable bit (Fail-Safe Clock Monitor
disabled)
 CONFIG IESO = OFF
                         ; Internal/External Oscillator Switchover bit (Oscillator
Switchover mode disabled)
; CONFIG2L
 CONFIG PWRT = OFF ; Power-up Timer Enable bit (PWRT disabled)
 CONFIG BOREN = OFF ; Brown-out Reset Enable bits (Brown-out Reset disabled in hardware
and software)
 CONFIG BORV = 3
                         ; Brown Out Reset Voltage bits (Minimum setting)
; CONFIG2H
 CONFIG WDT = OFF
                         ; Watchdog Timer Enable bit (WDT disabled (control is placed on the
SWDTEN bit))
 CONFIG WDTPS = 32768 ; Watchdog Timer Postscale Select bits (1:32768)
; CONFIG3H
 CONFIG CCP2MX = PORTC ; CCP2 MUX bit (CCP2 input/output is multiplexed with RC1)
 CONFIG PBADEN = OFF
                     ; PORTB A/D Enable bit (PORTB<4:0> pins are configured as digital
I/O on Reset)
 CONFIG LPT1OSC = OFF
                         ; Low-Power Timer1 Oscillator Enable bit (Timer1 configured for
higher power operation)
 CONFIG MCLRE = ON
                         ; MCLR Pin Enable bit (MCLR pin enabled; RE3 input pin disabled)
; CONFIG4L
 CONFIG STVREN = OFF
                         ; Stack Full/Underflow Reset Enable bit (Stack full/underflow will
not cause Reset)
```

```
CONFIG LVP = OFF
                              ; Single-Supply ICSP Enable bit (Single-Supply ICSP disabled)
 CONFIG XINST = OFF
                              ; Extended Instruction Set Enable bit (Instruction set extension
and Indexed Addressing mode disabled (Legacy mode))
; CONFIG5L
 CONFIG CP0 = OFF
                             ; Code Protection bit (Block 0 (000800-001FFFh) not code-protected)
 CONFIG CP1 = OFF
                      ; Code Protection bit (Block 1 (002000-003FFFh) not code-protected)
; CONFIG5H
 CONFIG CPB = OFF
                       ; Boot Block Code Protection bit (Boot block (000000-0007FFh) not
code-protected)
 CONFIG CPD = OFF
                            ; Data EEPROM Code Protection bit (Data EEPROM not code-protected)
; CONFIG6L
 CONFIG WRT0 = OFF
                             ; Write Protection bit (Block 0 (000800-001FFFh) not write-
protected)
                             ; Write Protection bit (Block 1 (002000-003FFFh) not write-
 CONFIG WRT1 = OFF
protected)
; CONFIG6H
 CONFIG WRTC = OFF
                             ; Configuration Register Write Protection bit (Configuration
registers (300000-3000FFh) not write-protected)
  CONFIG WRTB = OFF
                      ; Boot Block Write Protection bit (Boot block (000000-0007FFh) not
write-protected)
 CONFIG WRTD = OFF
                    ; Data EEPROM Write Protection bit (Data EEPROM not write-
protected)
; CONFIG7L
 CONFIG EBTR0 = OFF
                             ; Table Read Protection bit (Block 0 (000800-001FFFh) not protected
from table reads executed in other blocks)
 CONFIG EBTR1 = OFF
                             ; Table Read Protection bit (Block 1 (002000-003FFFh) not protected
from table reads executed in other blocks)
; CONFIG7H
 CONFIG EBTRB = OFF
                             ; Boot Block Table Read Protection bit (Boot block (000000-0007FFh)
not protected from table reads executed in other blocks)
```

```
;/-----;;
#include <p18f2420.inc>
;/-----;
     ORG 0x00
     GOTO START
                         ;Go to beginning of program
     ORG 0x08
     RETFIE
     ORG 0x18
     RETFIE
;/-----;
START
;/SETUP
     ;/Configure PORT pins
     BSF TRISA, RA4 ;Pin RA4 as clock input for TimerO in counter mode
     CLRF TRISC
                        ; PORTC as output
     ;/Configure Timer0 as counter
     MOVLW B'01101000' ;8-Bit mode. External Clock from RA4/TOCKI pin.
                         Increment on L-to-H edge. No prescalar
     MOVWF TOCON
;/MAIN
    ;/Initialize Timer0
MAIN CLRF TMR0L
                        ; TMROL = 0
    BCF INTCON, TMR0IF ;Clear Timer0 interrupt flag bit
     ;/Start the loop
     BSF TOCON, TMROON ;Enable TimerO to start counting the clock edges at RA4
AGAIN MOVFF TMROL, PORTC ;Output the number of counts at PORTB
     BTFSS INTCON, TMR0IF ; Keep counting until TMR0L overflows
     BRA AGAIN
     BCF TOCON, TMROON ;Stop TimerO
    BRA MAIN
END
```

## **WAVEFORMS**



• 20 Hz square wave applied to RA4