




Electrical Engineering Department
Unesco Basnet
Stanford University

Sheet: /
File: Final Project.kicad_sch







Title: EE156 Final Project


Size: A4
KiCad E.D.A. 9.0.7

Date:

Rev:

Id: 1/4





NOTES:

To be layed out on a four layer stackup.

Top Copper : Signals


Inner 1 : Ground plane

Inner 2 : Power plane (3V3)

Bottom Copper : Signals & VCC

J2 & J3 do not need to be populated.





PCC:
DEN1: SDA
DEN2: SCL
CLK: D6
D0: D11
D1: D13
D2: D10
D3: D12
D4: MISO
D5: D5
D6: MOSI
D7: SCK

SPI:
SERCOM1 D0P0 = 0x3, SCK.1 & M0.3, M1.2

I2C:
SERCOM2 or 4

UART:
SERCOM5, TX on .0 & RX on .1

SPI Flash:
QSPI (dual io)

I2S:
SCK0: A2
FS0: MISO
SDI: MOSI
SDO: D5

TCC1:
W00: D11
W01: D13
W02: D10
W03: D12
W04: MISO
W05: D5
W06: MOSI
W07: SCK