

PRINCIPLES OF MODERN DIGITAL DESIGN



THE WILEY BICENTENNIAL—KNOWLEDGE FOR GENERATIONS

Each generation has its unique needs and aspirations. When Charles Wiley first opened his small printing shop in lower Manhattan in 1807, it was a generation of boundless potential searching for an identity. And we were there, helping to define a new American literary tradition. Over half a century later, in the midst of the Second Industrial Revolution, it was a generation focused on building the future. Once again, we were there, supplying the critical scientific, technical, and engineering knowledge that helped frame the world. Throughout the 20th Century, and into the new millennium, nations began to reach out beyond their own borders and a new international community was born. Wiley was there, expanding its operations around the world to enable a global exchange of ideas, opinions, and know-how.

For 200 years, Wiley has been an integral part of each generation's journey, enabling the flow of information and understanding necessary to meet their needs and fulfill their aspirations. Today, bold new technologies are changing the way we live and learn. Wiley will be there, providing you the must-have knowledge you need to imagine new worlds, new possibilities, and new opportunities.

Generations come and go, but you can always count on Wiley to provide you the knowledge you need, when and where you need it!

WILLIAM J. PESCE
PRESIDENT AND CHIEF EXECUTIVE OFFICER

PETER BOOTH WILEY
CHAIRMAN OF THE BOARD

PRINCIPLES OF MODERN DIGITAL DESIGN

Parag K. Lala

*Cary and Lois Patterson Chair of Electrical Engineering Texas
A&M University–Texarkana*



**WILEY-INTERSCIENCE
A JOHN WILEY & SONS, INC., PUBLICATION**

Copyright © 2007 by John Wiley & Sons, Inc. All rights reserved

Published by John Wiley & Sons, Inc., Hoboken, New Jersey
Published simultaneously in Canada

No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, recording, scanning, or otherwise, except as permitted under Section 107 or 108 of the 1976 United States Copyright Act, without either the prior written permission of the Publisher, or authorization through payment of the appropriate per-copy fee to the Copyright Clearance Center, Inc., 222 Rosewood Drive, Danvers, MA 01923, (978) 750-8400, fax (978) 750-4470, or on the web at www.copyright.com. Requests to the Publisher for permission should be addressed to the Permissions Department, John Wiley & Sons, Inc., 111 River Street, Hoboken, NJ 07030, (201) 748-6011, fax (201) 748-6008, or online at <http://www.wiley.com/go/permission>.

Limit of Liability/Disclaimer of Warranty: While the publisher and author have used their best efforts in preparing this book, they make no representations or warranties with respect to the accuracy or completeness of the contents of this book and specifically disclaim any implied warranties of merchantability or fitness for a particular purpose. No warranty may be created or extended by sales representatives or written sales materials. The advice and strategies contained herein may not be suitable for your situation. You should consult with a professional where appropriate. Neither the publisher nor author shall be liable for any loss of profit or any other commercial damages, including but not limited to special, incidental, consequential, or other damages.

For general information on our other products and services or for technical support, please contact our Customer Care Department within the United States at (800) 762-2974, outside the United States at (317) 572-3993 or fax (317) 572-4002.

Wiley also publishes its books in a variety of electronic formats. Some content that appears in print may not be available in electronic formats. For more information about Wiley products, visit our web site at www.wiley.com.

Library of Congress Cataloging-in-Publication Data:

Lala, Parag K., 1948–

Principles of modern digital design / by Parag K. Lala.

p. cm.

Includes index.

ISBN 978-0-470-07296-7 (cloth/cd)

1. Logic design. 2. Logic circuits—Design and construction. 3. Digital electronics. I. Title
TK7868. L6L3486 2007

621.39'5--dc22

2006032483

Printed in the United States of America

10 9 8 7 6 5 4 3 2 1

To Mrs. Mithilesh Tiwari and Miss Shakuntala Tiwari for their love

*“Full many a gem of purest ray serene,
The dark unfathomed caves of ocean bear:
Full many a flower is born to blush unseen,
And waste its sweetness on the desert air.”*

Thomas Gray

CONTENTS

Preface	xiii
1 Number Systems and Binary Codes	1
1.1 Introduction	1
1.2 Decimal Numbers	1
1.3 Binary Numbers	2
1.3.1 Basic Binary Arithmetic	5
1.4 Octal Numbers	8
1.5 Hexadecimal Numbers	11
1.6 Signed Numbers	13
1.6.1 Diminished Radix Complement	14
1.6.2 Radix Complement	16
1.7 Floating-Point Numbers	19
1.8 Binary Encoding	20
1.8.1 Weighted Codes	20
1.8.2 Nonweighted Codes	22
Exercises	25
2 Fundamental Concepts of Digital Logic	29
2.1 Introduction	29
2.2 Sets	29
2.3 Relations	32
2.4 Partitions	34
2.5 Graphs	35
2.6 Boolean Algebra	37
2.7 Boolean Functions	41
2.8 Derivation and Classification of Boolean Functions	43
2.9 Canonical Forms of Boolean Functions	45
2.10 Logic Gates	48
Exercises	53

3	Combinational Logic Design	59
3.1	Introduction	59
3.2	Minimization of Boolean Expressions	60
3.3	Karnaugh Maps	63
3.3.1	Don't Care Conditions	68
3.3.2	The Complementary Approach	70
3.4	Quine–McCluskey Method	73
3.4.1	Simplification of Boolean Function with Don't Cares	78
3.5	Cubical Representation of Boolean Functions	79
3.5.1	Tautology	82
3.5.2	Complementation Using Shannon's Expansion	84
3.6	Heuristic Minimization of Logic Circuits	85
3.6.1	Expand	85
3.6.2	Reduce	88
3.6.3	Irredundant	90
3.6.4	Espresso	92
3.7	Minimization of Multiple-Output Functions	95
3.8	NAND–NAND and NOR–NOR Logic	98
3.8.1	NAND–NAND Logic	98
3.8.2	NOR–NOR Logic	101
3.9	Multilevel Logic Design	102
3.9.1	Algebraic and Boolean Division	105
3.9.2	Kernels	106
3.10	Minimization of Multilevel Circuits Using Don't Cares	109
3.10.1	Satisfiability Don't Cares	110
3.10.2	Observability Don't Cares	112
3.11	Combinational Logic Implementation Using EX-OR and AND Gates	114
3.12	Logic Circuit Design Using Multiplexers and Decoders	117
3.12.1	Multiplexers	117
3.12.2	Demultiplexers and Decoders	123
3.13	Arithmetic Circuits	125
3.13.1	Half-Adders	125
3.13.2	Full Adders	126
3.13.3	Carry-Lookahead Adders	129
3.13.4	Carry-Select Adder	130
3.13.5	Carry-Save Addition	130
3.13.6	BCD Adders	132
3.13.7	Half-Subtractors	133
3.13.8	Full Subtractors	135
3.13.9	Two's Complement Subtractors	135
3.13.10	BCD Subtractors	137

3.13.11	Multiplication	138
3.13.12	Comparator	140
3.14	Combinational Circuit Design Using PLDs	141
3.14.1	PROM	142
3.14.2	PLA	144
3.14.3	PAL	146
Exercises		150
References		155
4	Fundamentals of Synchronous Sequential Circuits	157
4.1	Introduction	157
4.2	Synchronous and Asynchronous Operation	158
4.3	Latches	159
4.4	Flip-Flops	162
4.4.1	<i>D</i> Flip-Flop	163
4.4.2	<i>JK</i> Flip-Flop	165
4.4.3	<i>T</i> Flip-Flop	167
4.5	Timing in Synchronous Sequential Circuits	168
4.6	State Tables and State Diagrams	170
4.7	Mealy and Moore Models	172
4.8	Analysis of Synchronous Sequential Circuits	175
Exercises		177
References		180
5	VHDL in Digital Design	181
5.1	Introduction	181
5.2	Entity and Architecture	182
5.2.1	Entity	182
5.2.2	Architecture	184
5.3	Lexical Elements in VHDL	185
5.4	Data Types	187
5.5	Operators	189
5.6	Concurrent and Sequential Statements	192
5.7	Architecture Description	194
5.8	Structural Description	196
5.9	Behavioral Description	199
5.10	RTL Description	200
Exercises		202

6	Combinational Logic Design Using VHDL	205
6.1	Introduction	205
6.2	Concurrent Assignment Statements	206
6.2.1	Direct Signal Assignment	206
6.2.2	Conditional Signal Assignment	207
6.2.3	Selected Conditional Signal Assignment	211
6.3	Sequential Assignment Statements	214
6.3.1	Process	214
6.3.2	<i>If–Then</i> Statement	216
6.3.3	<i>Case</i> Statement	220
6.3.4	<i>If</i> Versus <i>Case</i> Statements	223
6.4	Loops	225
6.4.1	<i>For Loop</i>	225
6.4.2	<i>While Loop</i>	229
6.5	<i>For–Generate</i> statement	230
	Exercises	233
7	Synchronous Sequential Circuit Design	235
7.1	Introduction	235
7.2	Problem Specification	236
7.3	State Minimization	239
7.3.1	Partitioning Approach	239
7.3.2	Implication Table	242
7.4	Minimization of Incompletely Specified Sequential Circuits	244
7.5	Derivation of Flip-Flop Next State Expressions	249
7.6	State Assignment	257
7.6.1	State Assignment Based on Decomposition	261
7.6.2	Fan-out and Fan-in Oriented State Assignment Techniques	265
7.6.3	State Assignment Based on 1-Hot Code	271
7.6.4	State Assignment Using <i>m</i> -out-of- <i>n</i> Code	271
7.7	Sequential PAL Devices	273
	Exercises	286
	References	290
8	Counter Design	291
8.1	Introduction	291
8.2	Ripple (Asynchronous) Counters	291
8.3	Asynchronous Up–Down Counters	294
8.4	Synchronous Counters	295
8.5	Gray Code Counters	300
8.6	Shift Register Counters	302

8.7	Ring Counters	307
8.8	Johnson Counters	310
	Exercises	313
	References	313

9 Sequential Circuit Design Using VHDL **315**

9.1	Introduction	315
9.2	<i>D</i> Latch	315
9.3	Flip-Flops and Registers	316
9.3.1	<i>D</i> Flip-Flop	316
9.3.2	<i>T</i> and <i>JK</i> Flip-Flops	318
9.3.3	Synchronous and Asynchronous Reset	320
9.3.4	Synchronous and Asynchronous Preset	322
9.3.5	Registers	322
9.4	Shift Registers	324
9.4.1	Bidirectional Shift Register	326
9.4.2	Universal Shift Register	327
9.4.3	Barrel Shifter	327
9.4.4	Linear Feedback Shift Registers	329
9.5	Counters	332
9.5.1	Decade Counter	334
9.5.2	Gray Code Counter	335
9.5.3	Ring Counter	336
9.5.4	Johnson Counter	337
9.6	State Machines	338
9.6.1	Moore-Type State Machines	338
9.6.2	Mealy-Type State Machines	341
9.6.3	VHDL Codes for State Machines Using Enumerated Types	342
9.6.4	Mealy Machine in VHDL	345
9.6.5	User-Defined State Encoding	351
9.6.6	1-Hot Encoding	355
9.7	Case Studies	356
	Exercises	368
	References	371

10 Asynchronous Sequential Circuits **373**

10.1	Introduction	373
10.2	Flow Table	374
10.3	Reduction of Primitive Flow Tables	377
10.4	State Assignment	379

10.4.1	Races and Cycles	379	
10.4.2	Critical Race-Free State Assignment	381	
10.5	Excitation and Output Functions	387	
10.6	Hazards	390	
10.6.1	Function Hazards	391	
10.6.2	Logic Hazards	393	
10.6.3	Essential Hazards	396	
	Exercises	398	
	References	401	
Appendix: CMOS Logic			403
A.1	Transmission Gates	405	
A.2	Clocked CMOS Circuits	407	
A.3	CMOS Domino Logic	408	
Index			411

PREFACE

This book covers all major topics needed in a modern digital design course. A number of good textbooks in digital design are currently available. Some of these introduce VHDL before students get a good grasp of the fundamentals of digital design. VHDL is a language that is used to describe the function of digital circuits/systems. In the author's opinion, students benefit more from VHDL only when they can appreciate the advantages of using it in digital design. In this book, VHDL is introduced only after a thorough coverage of combinational circuit design and a discussion of the fundamental concepts of sequential circuits.

The complexity of modern digital systems is such that they have to be designed using computer-aided design (CAD) synthesis and minimization tools. The techniques used in some of the CAD tools, for example computer-aided minimization, multilevel logic design, and state assignment are inadequately covered or not covered at all in current undergraduate text books. In this book, the basic concepts of some of these important techniques are introduced in appropriate chapters. The material has been discussed in a tutorial form, although the nature of certain topics makes an abstract discussion unavoidable. The objective is not to achieve understanding at the expense of avoiding necessary theory, but to clarify the theory with illustrative examples in order to establish the theoretical basis for practical implementations.

The book is subdivided into ten chapters.

Chapter 1 provides coverage of number representations and considers various number formats. It also discusses binary arithmetic operations such as addition, subtraction, multiplication, and division.

Chapter 2 provides a comprehensive coverage of a miscellany of basic topics in discrete mathematics required for understanding material presented in later chapters. Also, the operations of various gates used to construct logic circuits are discussed.

Chapter 3 provides an in-depth coverage of combinational logic circuit analysis, minimization, and design techniques. The representation of Boolean functions using cubes is explained and the concept of tautology is discussed. The principles of heuristic minimization, different types of don't cares and multilevel logic synthesis is explained with many examples. A detailed coverage of all types of arithmetic circuits including BCD addition/subtraction algorithms and carry-save addition techniques is provided. Multiplication and division are thoroughly discussed. Combinational logic implementation using Programmable Logic Devices (PLDs) is also covered.

Chapter 4 presents the basic concepts of sequential circuits. The operation of memory elements is analyzed. The use of state diagrams and state tables to represent the behavior of sequential circuits is discussed. Also, the distinction between synchronous and asynchronous operation of sequential circuits is clarified.

It is quite routine in the electronics industry to use a hardware description language such as VHDL to describe the function of digital circuits. Chapter 5 introduces the language in sufficient detail so that readers can write VHDL code for representing digital circuits.

Several examples are given to clarify different ways of representing digital circuit using VHDL. This chapter is not meant to be an exhaustive guide to VHDL; a number of excellent books that deal exclusively with VHDL have been published in recent years.

Chapter 6 builds on the previous chapter and focuses on VHDL code for computer-aided synthesis of combinational logic circuits. Certain features of the VHDL that result in more efficient code for combinational logic circuits are presented. All these are illustrated with complete VHDL codes that have been compiled and synthesized using Altera Corporation's Quartus II software package.

Chapter 7 provides a clear picture of how sequential circuits are designed using fundamental building blocks (e.g., latches and flip-flops) rather than presenting a rigorous mathematical structure of such circuits. Algorithms that are used in some of the currently popular computer-aided state assignment techniques are discussed. A good coverage of partition algebra for deriving state assignment has been included. A detailed discussion of sequential circuit implementation using PLDs is also presented.

Chapter 8 provides comprehensive coverage of counters. Counters are important in many digital applications. Several design examples and illustrations are provided to clarify the design of various types of counters.

Chapter 9 presents VHDL coding of sequential circuits. The coding style for sequential circuits is different from that of combinational circuits. Combinational circuits are usually coded using *concurrent* VHDL statements whereas sequential circuits use mainly *sequential* VHDL statements. Many examples of VHDL coding of sequential circuits are included; these codes have been compiled and synthesized using Quartus II.

Chapter 10 covers design principles for traditional fundamental mode non-synchronous sequential circuits. The concepts of race and hazard are clarified with examples, and state assignment techniques to avoid these are also discussed.

All modern digital systems are implemented using CMOS technology. A short introduction to CMOS logic is provided in Appendix A.

A Quartus II CD ROM from Altera Corporation is included in the book. All the examples in the book have been compiled and synthesized using this state-of-the-art and user-friendly software package.

This book is primarily intended as a college text for a two-semester course in logic design for students in electrical/computer engineering and computer science degree programs, or in electrical/computer technology. It does not require any previous knowledge of electronics; only some general mathematical ability is assumed.

In the first (introductory) course the following sequence of chapters may be covered: Chapter 1, Chapter 2, Chapter 3 (3.1 to 3.4, 3.8, 3.12 to 3.14), Chapter 4, Chapter 7 (Sections 7.1–7.5), Chapter 8.

In the second (more advanced) course the suggested sequence of chapters is: Chapter 3 (Sections 3.5 to 3.7, 3.9 to 3.11), Chapter 5, Chapter 6, Chapter 7 (Section 7.6), Chapter 9 and Chapter 10.

Although the book is meant to be used for a two-semester course sequence, certain sections can be omitted to fit the material in a typical one-semester course. Individual instructors may select chapters at their discretion to suit the needs of a particular digital design course they are teaching.

This book should also be extremely useful for practicing engineers who took logic design courses five or more years ago, to update their knowledge. Electrical engineers who are not logic designers by training but wish to become one, can use this book for self-study.

I am grateful to Dr. Karen Panetta of the Department of Electrical and Computer Engineering, Tufts University for her constructive review and suggestions, and for permitting me to use problems from her laboratory curriculum in VHDL.

I would also like to thank my former students in several universities who took digital design courses I taught over the years. I made references to class projects of some of them in appropriate sections of the book.

I am greatly indebted to my wife, Meena, for her patience. She has been a constant source of support throughout the writing of the book. Finally I would like to thank my children Nupur and Kunal for their quiet encouragement and for being who they are.

PARAG K. LALA