


















Gate	Common Symbol	IEEE Symbol	Truth table															
AND	$f = AB$	$f = AB$	<table> <tr><th>x</th><th>y</th><th>F</th></tr> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td></tr> </table>	x	y	F	0	0	0	0	1	0	1	0	0	1	1	1
x	y	F																
0	0	0																
0	1	0																
1	0	0																
1	1	1																
OR	$f = A + B$	$f = A + B$	<table> <tr><th>x</th><th>y</th><th>F</th></tr> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td></tr> </table>	x	y	F	0	0	0	0	1	1	1	0	1	1	1	1
x	y	F																
0	0	0																
0	1	1																
1	0	1																
1	1	1																
NOT	$f = \bar{A}$	$f = \bar{A}$	<table> <tr><th>x</th><th>F</th></tr> <tr><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td></tr> </table>	x	F	0	1	1	0									
x	F																	
0	1																	
1	0																	
NAND	$f = \overline{AB}$	$f = \overline{AB}$	<table> <tr><th>x</th><th>y</th><th>F</th></tr> <tr><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td></tr> </table>	x	y	F	0	0	1	0	1	1	1	0	1	1	1	0
x	y	F																
0	0	1																
0	1	1																
1	0	1																
1	1	0																
NOR	$f = \overline{A + B}$	$f = \overline{A + B}$	<table> <tr><th>x</th><th>y</th><th>F</th></tr> <tr><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td></tr> </table>	x	y	F	0	0	1	0	1	0	1	0	0	1	1	0
x	y	F																
0	0	1																
0	1	0																
1	0	0																
1	1	0																
Exclusive-OR	$f = A \oplus B$	$f = A \oplus B$	<table> <tr><th>x</th><th>y</th><th>F</th></tr> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td></tr> </table>	x	y	F	0	0	0	0	1	1	1	0	1	1	1	0
x	y	F																
0	0	0																
0	1	1																
1	0	1																
1	1	0																
Exclusive-NOR	$f = \overline{A \oplus B}$	$f = \overline{A \oplus B}$	<table> <tr><th>x</th><th>y</th><th>F</th></tr> <tr><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td></tr> </table>	x	y	F	0	0	1	0	1	0	1	0	0	1	1	1
x	y	F																
0	0	1																
0	1	0																
1	0	0																
1	1	1																


Logic equivalents using NAND gates

Gate	Symbol		Equivalent Logic Diagram using NAND Gates
NOT	 $A \rightarrow \bar{A}$	\Rightarrow	 $A \rightarrow \bar{A} \quad \bar{A} \cdot \bar{A} = \bar{A}$
Two-input OR	 $A, B \rightarrow A + B$	\Rightarrow	 $A, B \rightarrow \bar{A} \cdot \bar{B} = A + B$
Two-input AND	 $A, B \rightarrow AB$	\Rightarrow	 $A, B \rightarrow \bar{A} \cdot \bar{B} = AB$
Invert-OR	 $\bar{A} + \bar{B} = \overline{AB}$	\Rightarrow	 $A, B \rightarrow \bar{A} \cdot \bar{B}$



Logic equivalents using NOR gates

Gate	Symbol	Equivalent Logic Diagram using NOR Gates
NOT		\Rightarrow  $\overline{A+A}=\overline{A}$
OR		\Rightarrow  $\overline{\overline{A+B}}=A+B$
AND		\Rightarrow  $\overline{\overline{A+B}}=AB$
Invert-AND		\Rightarrow 








Pin diagram for 74HC32 or 74LS32



Pin diagram for 74HC02 or 74LS02




Pin Diagram for 74HC08 or 74LS08




Pin diagram for 74HC00 or 74LS00

XOR symbol




Pin diagram for 74HC86 or 74LS86

XNOR gate







Pin Diagram for 74HC266 or 74LS266

Not gate



(b) Structure of 7404 chip





IMPLEMENTATION IN FPGAs