

# Portion of the Periodic Table including Typical Semiconductor Materials

	IIIA	IVA	VA	VIA
	5 10.811	6 12.01115	7 14.0067	8 15.9994
	В	C	N	O
	Boron	Carbon	Nitrogen	Oxygen
	13 26.9815	14 28.086	15 30.9738	16 32.064
	Al	Si	P	S
IIB	Aluminum	Silicon	Phosphorus	Sulfur
30 65.37	31 69.72	32 72.59	33 74.922	34 78.96
Zn	Ga	Ge	As	Se
Zinc	Gallium	Germanium	Arsenic	Selenium
48 112.40	49 114.82	50 118.69	51 121.75	52 127.60
Cd	In	Sn	Sb	Te
Cadmium	Indium	Tin	Antimony	Tellurium
80 200.59	81 204.37	82 207.19	83 208.980	84 (210)
Hg	Tl	Pb	Bi	Po
Mercury	Thallium	Lead	Bismuth	Polonium

### Silicon Covalent Bond Model






Near absolute zero, all bonds are complete. Each Si atom contributes one electron to each of the four bond pairs. Increasing temperature adds energy to the system and breaks bonds in the lattice, generating electron-hole pairs.


# Donor Impurities in Silicon

- Phosphorous (or other column V element) atom replaces silicon atom in crystal lattice.
- Since phosphorous has five outer shell electrons, there is now an 'extra' electron in the structure.
- Material is still charge neutral, but very little energy is required to free the electron for conduction since it is not participating in a bond.




# Acceptor Impurities in Silicon

- Boron (column III element) has been added to silicon.
- There is now an incomplete bond pair, creating a vacancy for an electron.
- Little energy is required to move a nearby electron into the vacancy.
- As the 'hole' propagates, charge is moved across the silicon.




# Acceptor Impurities in Silicon



Hole is propagating through the silicon.


# Semiconductor Energy Band Model



Semiconductor energy band model.  $E_C$  and  $E_V$  are energy levels at the edge of the conduction and valence bands.


Electron participating in a covalent bond is in a lower energy state in the valence band. This diagram represents 0 K. Thermal energy breaks covalent bonds and moves the electrons up into the conduction band.

# Energy Band Model for a Doped Semiconductor




Semiconductor with donor or n-type dopants. The donor atoms have free electrons with energy  $E_D$ . Since  $E_D$  is close to  $E_C$ , (about 0.045 eV for phosphorous), it is easy for electrons in an n-type material to move up into the conduction band.





Semiconductor with acceptor or p-type dopants. The donor atoms have unfilled covalent bonds with energy state  $E_A$ . Since  $E_A$  is close to  $E_V$ , (about 0.044 eV for boron), it is easy for electrons in the valence band to move up into the acceptor sites and complete covalent bond pairs.


# Energy Band Model for Compensated Semiconductor




A compensated semiconductor has both n-type and p-type dopants. If  $N_D$  >  $N_A$ , there are more  $N_D$  donor levels. The donor electrons fill the acceptor sites. The remaining  $N_D$ - $N_A$  electrons are available for promotion to the conduction band.

The combination of the covalent bond model and the energy band models are complementary and help us visualize the hole and electron conduction processes.


### The Diode




Cross-section of *pn*junction in an IC process




Mostly occurring as parasitic element in Digital ICs





Typically avoided in Digital ICs

## Reverse Bias



The Dominant Operation Mode

$$I_D = I_S(e^{V_D/\Phi_T} - 1)$$

Build-in potential = 
$$\Phi_0 = \Phi_T \ln \left[ \frac{N_A N_D}{n_i^2} \right]$$

Thermal Voltage = 
$$\Phi_T = \frac{kT}{q} = 26mV$$
 at 300K

 $N_A$  = Acceptor concentration

 $N_D = Donor concentration$ 

 $n_i$  = intrinsic carrier concentration  $\cong 1.5 \times 10^{10}$  cm<sup>-3</sup> for silicon, at 300K


 $k = Boltzmann's constant = 1.38 \times 10^{-23} joules/kelvin$ 

 $T = Absolute temperature in kelvins = 273 + C^{o}$ 

 $q = Electric charge = 1.6 \times 10^{-19} coulomb$ 


- $I_S$  is usually called the saturation current and it is directly proportional to the cross-sectional area of the diode.
- The value of  $I_S$  is a very strong function of the temperature and it generally doubles for every 5°C rise in temperature.
- In actual devices, the reverse current is substantially (about 3 times) larger than I<sub>S</sub>. That is due to the thermal generation of hole and electron pairs in the depletion region, which are swept out by the electric field, generating additional current component. Reverse current doubles for every 10°C in temperature.
- For typical silicon junctions,  $I_S$  is nominally in the range of  $10^{-17} \ A/\mu m^2$
- • $\phi_0$  is also called the cut-in voltage (0.6 0.8 V)


## Diode Current



$$I_D = I_S \left( e^{V_D / \phi_T} - 1 \right)$$

# Models for Manual Analysis





(a) Ideal diode model

(b) First-order diode model

Consider the simple network of Figure 3-7 and assume that  $V_S = 3$  V,  $R_S = 10$  k $\Omega$ , and  $I_S = 0.5 \times 10^{-16}$  A. The diode current and voltage are related by the following network equation:

$$V_S - R_S I_D = V_D$$

Inserting the ideal diode equation and (painfully) solving the nonlinear equation using numerical or iterative techniques yields the following solution:  $I_D = 0.224$  mA, and  $V_D = 0.757$  V. The simplified model with  $V_{Don} = 0.7$  V produces similar results ( $V_D = 0.7$  V,  $I_D = 0.23$  A) with far less effort. Hence, it makes considerable sense to use this model when determining a first-order solution of a diode network.




Figure 3-7 A simple diode circuit.

### Depletion region charge:

Space charge is equal at both sides (p&n) of depletion region

$$-qW_1N_AA_D = qW_2N_DA_D \rightarrow -\frac{W_2}{W_1} = \frac{N_A}{N_D} \rightarrow W_1 = -W_2\frac{N_D}{N_A} \dots (1)$$

Depletion region width:  $W_j = W_2 - W_1 \rightarrow W_2 = W_j + W_1 \dots (2)$ 

Inserting (1) into (2) 
$$\to W_2 = W_j - W_2 \frac{N_D}{N_A} \to W_2 \left(1 + \frac{N_D}{N_A}\right) = W_j$$

$$W_2 = \frac{W_j}{1 + N_D / N_A}$$
 ......(3) Note that W<sub>1</sub> is negative

Depletion region charge:  $Q_i = Q_N = qW_2N_DA_D$  ......(4)

Inserting (3) into (4) 
$$\rightarrow Q_j = qN_D \frac{W_j A_D}{1 + N_D / N_A} = \frac{qN_D W_j A_D}{(N_A + N_D) / N_A}$$

$$Q_{j} = q \frac{N_{A} N_{D}}{N_{A} + N_{D}} A_{D} W_{j} \dots (5)$$

Device physics state that: 
$$W_j = \sqrt{\frac{2\varepsilon_{si}}{q} \frac{N_A + N_D}{N_A N_D}} (\Phi_0 - V_D)$$
 ...... (6)

Inserting (6) into (5) 
$$\rightarrow Q_j = q \frac{N_A N_D}{N_A + N_D} A_D \sqrt{\frac{2\varepsilon_{si}}{q} \frac{N_A + N_D}{N_A N_D}} (\Phi_0 - V_D)$$

$$Q_{j} = A_{D} \sqrt{\frac{2\varepsilon_{si} q^{2}}{q} \frac{(N_{A}N_{D})^{2}}{(N_{A} + N_{D})^{2}}} \frac{N_{A} + N_{D}}{N_{A}N_{D}} (\Phi_{0} - V_{D})$$

$$Q_{j} = A_{D} \sqrt{\left(2\varepsilon_{si} q \frac{N_{A} N_{D}}{N_{A} + N_{D}}\right) (\Phi_{0} - V_{D})}$$

Note that, V<sub>D</sub> is negative for reverse bias

### Maximum electric field:

Gaussian Law: 
$$\varepsilon_0 \Phi_E = \varepsilon_0 EA = q \rightarrow E = \frac{q}{\varepsilon_0 A}$$

$$E_{j} = \frac{Q_{j}}{\varepsilon_{si} A_{D}} = \frac{A_{D} \sqrt{2\varepsilon_{si} q \frac{N_{A} N_{D}}{N_{A} + N_{D}} (\Phi_{0} - V_{D})}}{\varepsilon_{si} A_{D}}$$

$$E_{j} = \sqrt{\frac{2\varepsilon_{si}q\frac{N_{A}N_{D}}{N_{A} + N_{D}}(\Phi_{0} - V_{D})}{\varepsilon_{si}^{2}}} = \sqrt{\frac{2q\frac{N_{A}N_{D}}{N_{A} + N_{D}}(\Phi_{0} - V_{D})}{\varepsilon_{si}N_{A} + N_{D}}(\Phi_{0} - V_{D})}$$

### Junction Capacitance:

Because the space charge region contains few mobile carriers, it acts as an insulator with a dielectric constant  $\varepsilon_{\rm si}$  n and p regions act as capacitor plates.

$$Q_{j} = A_{D} \sqrt{\left(2\varepsilon_{si}q \frac{N_{A}N_{D}}{N_{A} + N_{D}}\right) \left(\Phi_{0} - V_{D}\right)} = A_{D} \left[\left(2\varepsilon_{si}q \frac{N_{A}N_{D}}{N_{A} + N_{D}}\right) \left(\Phi_{0} - V_{D}\right)\right]^{1/2}$$

$$C_{j} = \frac{dQ_{j}}{dV_{D}} = A_{D} \frac{1}{2} \left(2\varepsilon_{si}q \frac{N_{A}N_{D}}{N_{A} + N_{D}}\right) \left[\left(2\varepsilon_{si}q \frac{N_{A}N_{D}}{N_{A} + N_{D}}\right) \left(\Phi_{0} - V_{D}\right)\right]^{-1/2}$$

$$= \frac{A_{D}}{2} \frac{2\varepsilon_{si}q \frac{N_{A}N_{D}}{N_{A} + N_{D}}}{\sqrt{\left(2\varepsilon_{si}q \frac{N_{A}N_{D}}{N_{A} + N_{D}}\right) \left(\Phi_{0} - V_{D}\right)}} = \frac{A_{D}}{2} \sqrt{\frac{2\varepsilon_{si}q \frac{N_{A}N_{D}}{N_{A} + N_{D}}}{2\varepsilon_{si}q \frac{N_{A}N_{D}}{N_{A} + N_{D}}} \left(\Phi_{0} - V_{D}\right)}$$

$$= A_{D} \sqrt{\frac{1}{\cancel{4}2} \frac{2\varepsilon_{si} q \frac{N_{A} N_{D}}{N_{A} + N_{D}}}{\Phi_{0} - V_{D}}} = A_{D} \sqrt{\frac{1}{2} \varepsilon_{si} q \frac{N_{A} N_{D}}{N_{A} + N_{D}} (\Phi_{0} - V_{D})^{-1}}$$

let  $C_{j0} = C_j$  when  $V_D = 0$  (zero bias)  $\rightarrow C_{j0} = A_D \sqrt{\frac{\mathcal{E}_{si}q}{2} \frac{N_A N_D}{N_A + N_D}} \Phi_0^{-1}$ 

$$C_{j} = A_{D} \sqrt{\frac{\frac{\varepsilon_{si}q}{2} \frac{N_{A}N_{D}}{N_{A} + N_{D}}}{\Phi_{0} - V_{D}}} = A_{D} \sqrt{\frac{\frac{\varepsilon_{si}q}{2} \frac{N_{A}N_{D}}{N_{A} + N_{D}}}{\Phi_{0}} \Phi_{0}} \Phi_{0}$$

$$C_{j} = \frac{C_{j0}}{\sqrt{\frac{\Phi_{0} - V_{D}}{\Phi_{0}}}} \qquad \frac{\Phi_{0} - V_{D}}{\Phi_{0}} = 1 - \frac{V_{D}}{\Phi_{0}} \qquad C_{j} = \frac{C_{j0}}{\sqrt{1 - \frac{V_{D}}{\Phi_{0}}}}$$

$$C_{j} = \frac{C_{j0}}{\sqrt{1 - \frac{V_{D}}{\Phi_{0}}}}$$

#### **Diffusion Capacitance**

The dynamic behavior of the diode is modeled by the nonlinear capacitance  $C_D$ , which combines the charge storage effects of the space charge and the excess minority carriers.

$$Q =$$
excess minority carrier stored charge  $= \tau_T I_D = \tau_T I_S (e^{V_D/n\Phi_T} - 1)$ 

$$Q \cong \tau_T I_S e^{V_D/n\Phi_T}$$
 for  $I_D >> I_S$ 

where n = emission coefficient = 1 for most diodes, and

$$\tau_T$$
 is the mean transit time. Since  $C_d = \frac{dQ}{dV_D} =$  diffusion capacitance,

$$C_{D} = C_{j} + C_{d} = \frac{C_{j0}}{(1 - V_{D} / \Phi_{0})^{m}} + \frac{\tau_{T} I_{S}}{\Phi_{T}} e^{V_{D} / n\Phi_{T}}$$

 $C_d$  is significant under forward bias conditions, which is not a case in digital integrated circuits. Here, m is called the grading coefficient and it is equal to 1/2 for abrupt junctions.

1. Depletion region charge (V<sub>D</sub> is negative for reverse bias):

$$Q_{j} = A_{D} \sqrt{\left(2\varepsilon_{si} q \frac{N_{A} N_{D}}{N_{A} + N_{D}}\right) \left(\Phi_{0} - V_{D}\right)}$$


2. Depletion region width:

$$W_{j} = W_{2} - W_{1} = \sqrt{\frac{2\varepsilon_{si}}{q} \frac{N_{A} + N_{D}}{N_{A}N_{D}} (\Phi_{0} - V_{D})}$$

3. Maximum electric field:

$$E_{j} = \sqrt{\left(\frac{2q}{\varepsilon_{si}} \frac{N_{A} N_{D}}{N_{A} + N_{D}}\right) \left(\Phi_{0} - V_{D}\right)}$$

# Junction Capacitance



$$C_j = \frac{C_{j0}}{(1 - V_D I \phi_0)^m} \qquad \text{m = 0.5: abrupt junction m = 0.33: linear junction}$$

$$C_{j0} = A_D \left[ \frac{\epsilon_{si} q}{2} \frac{N_A N_D}{N_A + N_D} \right] \Phi_0^{-1}$$


#### **Large-Signal Depletion Region Capacitance**

Junction capacitance is a voltage-dependent parameter. In digital circuits, operating voltages tend to move rapidly over a wide range  $V_{high}$ - $V_{low}$ . It is more appropriate to replace the voltage dependent nonlinear capacitance  $C_j$  by an equivalent linear capacitance  $C_{eq}$ 


$$C_{eq} = \frac{\Delta Q_j}{\Delta V_D} = \frac{Q_j(high) - Q_j(low)}{V_{high} - V_{low}} = K_{eq}C_{j0}$$

$$K_{eq} = \frac{-\Phi_0^m}{(V_{high} - V_{low})(1-m)} \left[ (\Phi_0 - V_{high})^{1-m} - (\Phi_0 - V_{low})^{1-m} \right]$$

## Diode Model




# Secondary Effects




**Avalanche Breakdown** 


### What is a Transistor?

A Switch!





A MOS Transistor







### The MOS Transistor








NMOS Enhancement



### **Threshold Voltage Concept**



The value of  $V_{GS}$  where strong inversion occurs is called the threshold voltage,  $V_{T}$ 

$$W_{d} = \sqrt{\frac{2\epsilon_{si} \Phi}{q_{N_{A}}}} \qquad Q_{d} = \sqrt{2q N_{A} \epsilon_{si} \Phi}$$

Where  $\phi$  is the voltage across the depletion layer (potential at the oxide-silicon boundary,  $N_A$  is the substrate doping.

In the presence of an inversion layer, the charge stored in the depletion region is fixed and equal to:

$$Q_{B0} = \sqrt{2q N_A \varepsilon_{si} |2\Phi_F|}$$

When a substrate bias voltage  $V_{SB}$  is applied, the surface potential required for strong inversion increases and the charge stored can be expressed as:

$$Q_{B} = \sqrt{2q N_{A} \varepsilon_{si} \left( \left| (-2) \Phi_{F} + V_{SB} \right| \right)}$$

### The Threshold Voltage

where

$$V_T = V_{T0} + \gamma(\sqrt{|-2\phi_F| + |V_{SB}|} - \sqrt{|-2\phi_F|})$$

 $V_{T0}$  is the threshold voltage at  $V_{SB} = 0$  and is mostly a function of the manufacturing process


Difference in work-function between gate and substrate material, oxide thickness, Fermi voltage, charge of impurities trapped at the surface, dosage of implanted ions, etc.

V<sub>SB</sub> is the source-bulk voltage

 $\phi_F = -\phi_T ln(N_A/n_i)$  is the Fermi potential (~ -0.3V) ( $\phi_T = kT/q = 26mV$  at 300K is the thermal voltage;  $N_A$  is the acceptor ion concentration;  $n_i \approx 1.5 \times 10^{10}$  cm<sup>-3</sup> at 300K is the intrinsic carrier concentration in pure silicon)

 $\gamma = \sqrt{(2q\epsilon_{si}N_A)/C_{ox}}$  is the body-effect coefficient (impact of changes in  $V_{SB}$ ) ( $\epsilon_{si}$ =1.053x10<sup>-10</sup>F/m is the permittivity of silicon;  $C_{ox} = \epsilon_{ox}/t_{ox}$  is the gate oxide capacitance with  $\epsilon_{ox}$ =3.5x10<sup>-11</sup>F/m)


### **The Body Effect**




- λ V<sub>SB</sub> is the substrate bias voltage (normally positive for n-channel devices with the body tied to ground)
- λ A negative bias causes V<sub>T</sub> to increase from 0.45V to 0.85V

#### **Transistor in Linear Mode**

### Assuming $V_{GS} > V_{T}$




The current is a linear function of both  $V_{GS}$  and  $V_{DS}$ 





#### **Transistor in Saturation Mode**

### Assuming $V_{GS} > V_{T}$



The current remains constant (saturates).





Assuming  $V_{GS} > V_T$  and  $V_{DS} < V_{GS} - V_T$  (resistive operation)

### Resistive Operation:

$$dq(x) = -C_{ox}Wdx[V_{GS} - v(x) - V_T]$$
 .....(1)

where dq(x) is the charge in an infinitesimal portion of the channel.

Charge per unit area: 
$$Q_i(x) = \frac{dq(x)}{dxW} = -C_{ox}[V_{GS} - v(x) - V_T]$$

Capacitance per unit area:  $C_{ox} = \frac{\mathcal{E}_{ox}}{t_{ox}}$  where,  $\mathcal{E}_{ox}$ : oxide permittivity,

$$t_{ox}$$
: oxide thickness. The electric field at point x:  $E(x) = -\frac{dv(x)}{dx}$ 

E(x) causes the electron charge dq(x) to drift toward the drain

with a velocity 
$$\frac{dx}{dt} = v_n = -\mu_n E(x) = \mu_n \frac{dv(x)}{dx}$$

since, 
$$i = \frac{dq}{dt} = \frac{dx}{dt} \frac{dq(x)}{dx} = \mu_n \frac{dv(x)}{dx} \frac{dq(x)}{dx} \dots (2)$$

Using (1) 
$$\rightarrow \frac{dq(x)}{dx} = -C_{ox}W[V_{GS} - v(x) - V_T]$$

inserting into (2) 
$$\rightarrow i = -\mu_n C_{ox} W \left[ V_{GS} - v(x) - V_T \right] \frac{dv(x)}{dx}$$

$$I_D = -i = \mu_n C_{ox} W \left[ V_{GS} - v(x) - V_T \right] \frac{dv(x)}{dx}$$
 rearranging & integrating both

sides: 
$$\int_{0}^{L} I_{D} dx = \int_{0}^{V_{DS}} \mu_{n} C_{ox} W \left[ V_{GS} - V_{T} - v(x) \right] dv(x)$$

$$I_D = \left(\mu_n C_{ox}\right) \left(\frac{W}{L}\right) \left[ \left(V_{GS} - V_T\right) V_{DS} - \frac{1}{2} V_{DS}^2 \right]$$

where:  $\mu_n C_{ox} = K'_n$ : process transconductance parameter,

$$K_n = K'_n \frac{W}{L}$$
: gain factor,  $\frac{W}{L}$ : aspect ratio

