

- Devices and memory share an address space
- I/O looks just like memory read/write
- No special commands for I/O
- Large selection of memory access commands available

Isolated I/O

- Separate address spaces
- Need I/O or memory select lines
- Special commands for I/O
 - · Limited set

- Communicating with I/O devices using IN and OUT instructions is referred to as peripheral I/O or isolated I/O.
- However, there are many microprocessors, such as the new RISC processors, that do not have IN and OUT instructions.
- In such cases these microprocessors use what is called memory-mapped I/O.
- In memory-mapped I/O, a memory location is assigned to be an input or output port.

8088 INPUT/OUTPUT INSTRUCTIONS

- All x86 microprocessors, from the 8088 to the Pentium, can access external devices called *ports* using I/O instructions.
- The x86 CPU is one of the few processors that have I/O space in addition to memory space.
- Memory can contain both opcodes and data
- I/O ports contain data only. Two instructions: "OUT" and "IN".
- These instructions can send data from the accumulator (AL or AX) to ports or bring data from ports into the accumulator.
- In accessing ports, we can use an 8-bit or 16-bit data port.

Format	Inputting data	Outputting data	Adress rang	
(1)	IN dast,source	OUT dest, source	00 – FF	
	IN AL, port#	OUT port#, AL	A0 –A7	
(2)	MOV DX, port #	MOV DX, port #	0000 – FFFF	
	IN AL, DX	OUT DX, AL	A0- A15	

8-bit data ports

The 8-bit port uses the D0 - D7 data bus to communicate with I/O devices.

Instructions OUT and IN have the following formats:

Inputting Data

Outputting Data

IN AL,port# OUT port#,AL

- port# is the address of the port and can be from 00 to FFH.
- This 8-bit address allows 256 input ports and 256 output ports.
- In this format, the 8-bit port address is carried on address bus A0 - A7.

MOV AL,36H ;AL=36H

OUT 43H,AL ;send value 36H to port address 43H **Example**: In a given 8088-based system, port address 22H is an input port for monitoring the temperature. Write Assembly language instructions to monitor that port continuously for the temperature of 100 degrees. If it reaches 100, then BH should contain 'Y'.

Solution:

BACK: IN AL,22H ;get the temperature from port # 22H

CMP AL, 100; is temp = 100?

JNZ BACK ;if not, keep monitoring

MOVBH,'Y' ;temp = 100, load 'Y' into BH

Format:

<u>Inputting Data</u> <u>Outputting Data</u>

(2) MOV DX,port# MOV DX,port# OUT DX,AL

- port# is also the address of the port, except that it can be from 0000 to FFFFH, allowing up to 65,536 input and 65,536 output ports.
- The 16-bit port address is carried on address bus A0 A15
- The use of a register as a pointer for the port address has an advantage in that the port address can be changed very easily, especially in cases of dynamic compilations where the port address can be passed to DX.

Example:

 The following program sends values 55H and AAH to I/O port address 300H (a 16-bit port address); the program toggles the bits of port address 300H continuously.

BACK: MOV DX,300H ;DX = port address 300H

MOV AL,55H

OUT DX,AL ;toggle the bits

MOV AL,0AAH

OUT DX,AL ;toggle the bits

JMP BACK

- We can only use register DX for 16-bit I/O addresses.
 Also notice the use of register AL for 8-bit data.
- The following code transfers the contents of register BL to port address 378H.

MOV DX,378H ;DX=378 the port address

MOV AL,BL ;load data into accumulator

OUT DX,AL ;write contents of AL to port

;whose address is in DX

 The following program gets data from port address 300H and sends it to port address 302H.

MOV DX,300H ;load port address


IN AL,DX ;bring in data

MOV DX,302H

OUT DX,AL ;send it out

ADDRESS DECODING AND DESIGN

- In every computer, whenever data is sent out by the CPU via the data bus, the data must be latched by the receiving device.
- While memories have an internal latch to grab the data, a latching system must be designed for simple I/O ports.
- The 74LS373 can be used for this purpose.
- The concept of address bus decoding for I/O instructions is exactly the same as for memory. The following are the steps:
- 1. The control signals IOR and IOW are used along with the decoder.
- 2. For an 8-bit port address, A0 A7 is decoded.
- 3. If the port address is 16-bit (using DX), A0 Al5 is decoded.



EXAMPLES:




Figure 11-5. Design for "IN AL,9FH"






Figure 11-6. Input port design for "IN AL,5FH"

IN port design using the 74LS244

- When data is coming in by way of a data bus, it must come in through a three-state buffer.
- This is referred to as tristated, which comes from the term tri-state buffer.
- A tri-state buffer is internal and therefore invisible.
- For the simple input ports we use the 74LS244 chip. See Figure 11-4.
- Notice that since 1G and 2G each control only 4 bits of the 74LS244, they both must be activated for the 8-bit input



74LS244 Octal Buffer



- One of the most widely used I/O chips.
- It is a 40-pin DIP chip and has three separately accessible ports, A, B, and C, which can be programmed, hence the name PPI (programmable peripheral interface).
- The individual ports can be programmed to be input or output.
- They can also be changed dynamically, in contrast to the 74LS244 and 74LS373, which are hard-wired.




Figure 11-11. 8255 PPI Chip

Port A (PA0 – PA7) (8-bit port)

 Port A can be programmed all as input or all as output.

Port B (PB0 – PB7) (8-bit port)

Port B can be programmed all as input or all as output.

Port C (PC0 – PC7) (8-bit port)

 Port C can be all input or all output. It can also be split into two parts, CU (upper bits PC4 -PC7) and CL (lower bits PC0 – PC3). Each can be used for input or output. Any of PC0 to PC7 can be programmed individually.

1 PA3

Figure 11-11. 8255 PPI Chip

RD and WR

- If the 8255 is using peripheral I/O design, IOR and IOW of the system bus are connected to these two pins.
- If the port uses memory-mapped I/O, MEMR and MEMW activate them.

RESET

 This is an active-high signal input into the 8255 used to clear the control register. When RESET is activated, all ports are initialized as input ports. This pin must be connected to the RESET output of the system bus or ground, making it inactive. Like all IC input pins, it should not be left unconnected. This pin can be grounded.




Figure 11-11. 8255 PPI Chip

A0, A1, and CS

- While CS (chip select) selects the entire chip, address pins A0 and A1 select the specific port within the 8255.
- These three pins are used to access ports A. B, C, or the control register, as shown in Table

CS	A 1	Α0	Selects
0	0	0	Port A
0	0	1	Port B
0	1	0	Port C
0	1	1	Control Register
1	Х	x	8255 is not selected




Figure 11-11. 8255 PPI Chip

Mode selection of the 8255A

- While ports A, B, and C are used for I/O data, it is the control register that must be programmed to select the operation mode of the three ports A, B, and C. The ports of the 8255 can be programmed in any of the following modes.
- 1. **Mode 0, simple I/O mode**. In this mode, any of the ports A, B, CL, and CU can be programmed as input or output. In this mode, all bits are out or all are in. In other words, there is no control of individual bits. Mode 0 is the most widely used mode in current system I/O interfacing design.
- 2. **Mode 1**. In this mode, ports A and B can be used as input or output ports with handshaking capabilities. This mode is not used due to timing incompatibility with devices such as the printer.
- 3. **Mode 2**. In this mode, port A can be used as a bidirectional I/O port with handshaking capabilities. This mode is rarely used.

 The 8255 chip is programmed in any of the modes (Mode 0, 1 or 2) by sending a byte (or control word) to the control register of the 8255. For example to make ports A, B, and C input or output ports, we make D7 = 1 according to Figure 11-12.





Figure 11-12. 8255 Control Word Format (I/O Mode)

Notice from Figure 11-12 that we must set D7 = 1 to get the above I/O modes of 0,1, and 2. If D7 = 0, we have BSR mode. In BSR (bit set/reset) mode, the bits of port C are programmed individually. This mode is also rarely used.



- Figure 11-12. 8255 Control Word Format (I/O Mode)

 To select simple I/O mode of 0, we need 1000 0000 as the control word.
- Similarly, to get PB as input, and PA and all of PC as output, we must have 1000 0010 or 82H for the control word.

Example 11-4: Find the control word if PA = out, PB = in, PC0- PC3 = in, and PC4 - PC7 = out.

Solution:

From Figure 11-12 we get the control word of 1000 0011 in binary or 83H




Figure 11-12. 8255 Control Word Format (I/O Mode)

(b) Find the control byte (word) for this configuration. Port A as input, B as output, and all the bits of port C as output.

Solution:

(b) The control word is 90H, or 1001 0000.




Figure 11-12. 8255 Control Word Format (I/O Mode)

- **Example:** The 8255 shown in Figure 11-13 is configured as follows: port A as input, B as output, and all the bits of port C as output.
- (a) Find the port addresses assigned to A, B, C, and the control register.
- (b) Find the control byte (word) for this configuration.




Figure 11-13. 8255 Configuration for Example 11-5

- (a) Find the port addresses assigned to A, B, C, and the control register.
- (a) The port addresses are as follows: (See Table 11-3)

<u>CS</u>	<u>A1</u>	<u>A0</u>	<u>Address</u>	<u>Port</u>
11000100	0	0	310H	Port A
11000100	0	1	311H	Port B
11000100	1	0	312H	Port C
11000100	1	1	313H	Control register





Figure 11-13, 8255 Configuration for Example 11-5



Example 4-5




Figure 4-5. 8255 Control Word Format (I/O Mode) (Reprinted by permission of Intel Corporation, Copyright Intel Corp. 1983)

Example 4-6

Example 4-6

- (a) Find the port address for Figure 4-7.
- (a) I no the Port address to Figure 4-7.

 (b) Find the control word if PA=out, PB=in, PCO PC3 =in, and PC4 PC7=out.

 (c) Program the 8255 to get data from port A and send it to port B. In addition, data from PCL is send out to the PCU.

(a) The port addresses are as follows:

CS*	<u>A1</u>	<u>A0</u>	Address	Port
0111 11	0	0	7CH	Port A
0111 11	0	1	7DH	Port B
0111 11	1	0	7EH	Port C
0111 11	1	1	7FH	Control register

- (b) The control word is 83H, or 1000 0011.
- (c) The code is as follows.

MOV AL,83H OUT 7FH,AL IN AL,7DH ;control byte PA=out, PB=in, PCL=in, PCU=out ;send it to control register ;get the data from PB ;send it to PA OUT 7CH,AL IN AL,7EH AND AL,0FH ;get the bits from PCL ;mask the upper bits ROL AL,1 ;shift the bits ROL AL,1 ROL AL,1 OUT 7EH,AL ;to upper position ;send it to PCU

Alternately, the four instructions above of "ROL AL,1" could be replaced with the following two instructions:

> MOV CL,4 ROL AL,CI ;count = 4 ;rotate 4 times




Figure 4-7. Configuration for Example 4-6





Figure 4-5. 8255 Control Word Format (I/O Mode)
(Reprinted by permission of Intel Corporation, Copyright Intel Corp. 1983)



(Reprinted by permission of Intel Corporation, Copyright Intel Corp. 1983)

D0 D7 WR RD PC4 A0 A1 A1 CS

Figure 4-9. Configuration for Example 4-7

Example 4-7


Program PC4 of the 8255 in Figure 4-9 to generate a pulse of 50 ms with 50% duty cycle.

Solution:

To program the 8255 in BSR mode, bit D7 of the control word must be low. For PC4 to be high, we need a control word of "0xxx1001". Likewise, for low we would need "0xxx1000" as the control word. The x's are for "don't care" and generally are set to zero.

MOV AL,00001001B ;load the control byte (PC4=1)
OUT 93H,AL ;set PC4 to high, sent to control reg
CALL DELAY ;time for the high part of pulse
MOV AL,00001000B ;load the control byte (PC4=0)
OUT 93,AL ;set PC4 to low, sent to control reg
CALL DELAY ;time for the low part of pulse

In the above program, in the instruction "MOV AL,00001001B" the B stands for binary. There are various methods of writing a DELAY subroutine. Some are shown in Chapter 5.



Polling & Interrupts


- 2 techniques are available to service external devices:
 - Polling
 - Interrupts


Polling:

- CPU periodically polls ALL external devices & takes action if required
- Interrupts:
 - external device indicates request for attention by sending a signal via a control line
 - it stops the current CPU activity and responds to the device that requested attention

Polling:

- if the frequency of polling is high a significant overhead is incurred on a CPU
- If, however, the frequency of polling is low events may be undetected - data lost due to latency etc.





Three kinds:

Software interrupts – initiated by the INT instruction **Hardware interrupts – originate in peripheral hardware**Exceptions – occur in response to error states in the processor