William Stallings Computer Organization and Architecture 7th Edition

Chapter 3 System Buses

Program Concept

- Hardwired systems are inflexible
- General purpose hardware can do different tasks, given correct control signals
- Instead of re-wiring, supply a new set of control signals

What is a program?


- A sequence of steps
- For each step, an arithmetic or logical operation is done
- For each operation, a different set of control signals is needed

Function of Control Unit


- For each operation a unique code is provided
 - -e.g. ADD, MOVE
- A hardware segment accepts the code and issues the control signals
- We have a computer!

Components

- The Control Unit and the Arithmetic and Logic Unit constitute the Central Processing Unit
- Data and instructions need to get into the system and results out
 - —Input/output
- Temporary storage of code and results is needed
 - —Main memory




(a) Programming in hardware




(b) Programming in software

Computer Components: Top Level View



Instruction Cycle

- Two steps:
 - —Fetch
 - —Execute




Fetch Cycle

- Program Counter (PC) holds address of next instruction to fetch
- Processor fetches instruction from memory location pointed to by PC
- Increment PC
 - —Unless told otherwise
- Instruction loaded into Instruction Register (IR)
- Processor interprets instruction and performs required actions

Execute Cycle

- Processor-memory
 - —data transfer between CPU and main memory
- Processor I/O
 - —Data transfer between CPU and I/O module
- Data processing
 - Some arithmetic or logical operation on data
- Control
 - —Alteration of sequence of operations
 - -e.g. jump
- Combination of above

Action Categories








Figure 3.4 Characteristics of a Hypothetical Machine

Example of Program Execution



Instruction Cycle State Diagram



Classes of Interrupts

Program

Hardware failure

execution, such as arithmetic overflow, division by zero, attempt to execute an illegal machine instruction, or reference outside a user's allowed memory space.

Timer

Generated by a timer within the processor. This allows the operating system to perform certain functions on a regular basis.

I/O

Generated by an I/O controller, to signal normal completion of an operation, request service from the processor, or to signal a variety of error conditions.


Generated by some condition that occurs as a result of an instruction

Generated by a failure such as power failure or memory parity error.

Interrupts

- Mechanism by which other modules (e.g. I/O) may interrupt normal sequence of processing
- Program
 - —e.g. overflow, division by zero
- Timer
 - —Generated by internal processor timer
 - —Used in pre-emptive multi-tasking
- I/O
 - —from I/O controller
- Hardware failure
 - —e.g. memory parity error

Program Flow Control



(a) No interrupts


(b) Interrupts; short I/O wait

(c) Interrupts; long I/O wait


Interrupt Cycle

- Added to instruction cycle
- Processor checks for interrupt
 - Indicated by an interrupt signal
- If no interrupt, fetch next instruction
- If interrupt pending:
 - Suspend execution of current program
 - —Save context
 - —Set PC to start address of interrupt handler routine
 - —Process interrupt
 - Restore context and continue interrupted program


Transfer of Control via Interrupts




Instruction Cycle with Interrupts



Program Timing Short I/O Wait




Program Timing Long I/O Wait



(a) Without interrupts


Instruction Cycle (with Interrupts) - State Diagram




Multiple Interrupts

- Disable interrupts
 - Processor will ignore further interrupts whilst processing one interrupt
 - Interrupts remain pending and are checked after first interrupt has been processed
 - Interrupts handled in sequence as they occur
- Define priorities
 - Low priority interrupts can be interrupted by higher priority interrupts
 - When higher priority interrupt has been processed, processor returns to previous interrupt


Multiple Interrupts - Sequential



Multiple Interrupts – Nested




Time Sequence of Multiple Interrupts





Connecting

- All the units must be connected
- Different type of connection for different type of unit
 - —Memory
 - —Input/Output
 - -CPU

Computer Modules







Memory Connection

- Receives and sends data
- Receives addresses (of locations)
- Receives control signals
 - —Read
 - —Write
 - —Timing

Input/Output Connection(1)

- Similar to memory from computer's viewpoint
- Output
 - Receive data from computer
 - —Send data to peripheral
- Input
 - Receive data from peripheral
 - —Send data to computer

Input/Output Connection(2)

- Receive control signals from computer
- Send control signals to peripherals
 —e.g. spin disk
- Receive addresses from computer
 —e.g. port number to identify peripheral
- Send interrupt signals (control)

CPU Connection

- Reads instruction and data
- Writes out data (after processing)
- Sends control signals to other units
- Receives (& acts on) interrupts

The interconnection structure must support the following types of transfers:

Memory to processor

> Processor reads an instruction or a unit of data from memory

Processor to memory

Processor writes a unit of data to memory

I/O to processor

Processor reads data from an I/O device via an I/O module Processor to I/O

Processor sends data to the I/O device I/O to or from memory

An I/O module is allowed to exchange data directly with memory without going through the processor using direct memory access

A communication pathway connecting two or more devices

 Key characteristic is that it is a shared transmission medium Signals transmitted by any one device are available for reception by all other devices attached to the bus

 If two devices transmit during the same time period their signals will overlap and become garbled



Typically consists of multiple communication lines

 Each line is capable of transmitting signals representing binary 1 and binary 0 Computer systems contain a number of different buses that provide pathways between components at various levels of the computer system hierarchy




System bus

 A bus that connects major computer components (processor, memory, I/O) The most common computer interconnection structures are based on the use of one or more system buses

Data Bus

- Data lines that provide a path for moving data among system modules
- May consist of 32, 64, 128, or more separate lines
- The number of lines is referred to as the *width* of the data bus
- The number of lines determines how many bits can be transferred at a time
- The width of the data bus is a key factor in determining overall system performance




Address Bus



- Used to designate the source or destination of the data on the data bus
 - If the processor wishes to read a word of data from memory it puts the address of the desired word on the address lines
- Width determines the maximum possible memory capacity of the system
- Also used to address I/O ports
 - The higher order bits are used to select a particular module on the bus and the lower order bits select a memory location or I/O port within the module

Control Bus



- Used to control the access and the use of the data and address lines
- Because the data and address lines are shared by all components there must be a means of controlling their use
- Control signals transmit both command and timing information among system modules
- Timing signals indicate the validity of data and address information
- Command signals specify operations to be performed

+

Elements of Bus Design

Type Bus Width

Dedicated Address

Multiplexed Data

Method of Arbitration Data Transfer Type

Centralized Read


Distributed Write

Timing Read-modify-write

Synchronous Read-after-write

Asynchronous Block

Bus Interconnection Scheme




Typical Control Signals:

- Memory Write
- Memory Read
- •I/O write
- •I/O read
- •Transfer ACK
- •Bus Request
- •Bus Grant
- •Interrupt Request
- •Interrupt ACK
- •Clock
- •Reset

Big and Yellow?

- What do buses look like?
 - Parallel lines on circuit boards
 - —Ribbon cables
 - —Strip connectors on mother boards
 - e.g. PCI
 - —Sets of wires


Physical Realization of Bus Architecture




Single Bus Problems

- Lots of devices on one bus leads to:
 - —Propagation delays
 - Long data paths mean that co-ordination of bus use can adversely affect performance
 - If aggregate data transfer approaches bus capacity
- Most systems use multiple buses to overcome these problems

Traditional (ISA) (with cache)



High Performance Bus



Bus Types

- Dedicated
 - —Separate data & address lines
- Multiplexed
 - —Shared lines
 - —Address valid or data valid control line
 - —Advantage fewer lines
 - —Disadvantages
 - More complex control
 - Ultimate performance

Bus Arbitration

- More than one module controlling the bus
- e.g. CPU and DMA controller
- Only one module may control bus at one time
- Arbitration may be centralised or distributed


Centralised or Distributed Arbitration

- Centralised
 - —Single hardware device controlling bus access
 - Bus Controller
 - Arbiter
 - —May be part of CPU or separate
- Distributed
 - —Each module may claim the bus
 - —Control logic on all modules


Timing

- Co-ordination of events on bus
- Synchronous
 - Events determined by clock signals
 - Control Bus includes clock line
 - —A single 1-0 is a bus cycle
 - —All devices can read clock line
 - Usually sync on leading edge
 - Usually a single cycle for an event


Synchronous Timing Diagram



Asynchronous Timing – Read Diagram



Asynchronous Timing – Write Diagram








Figure 3.21 Bus Data Transfer Types



(a) Typical desktop system



(b) Typical server system

PCI Bus

- Peripheral Component Interconnection
- Intel released to public domain
- 32 or 64 bit
- 50 lines
- 66MHz for a raw transfer rate of 528MBytes/s or 4.224 Gbps.

PCI Bus Lines (required)

- Systems lines
 - —Including clock and reset
- Address & Data
 - -32 time mux lines for address/data
 - —Interrupt & validate lines
- Interface Control
- Arbitration
 - —Not shared
 - Direct connection to PCI bus arbiter
- Error lines


PCI Bus Lines (Optional)

- Interrupt lines
 - —Not shared
- Cache support
- 64-bit Bus Extension
 - —Additional 32 lines
 - —Time multiplexed
 - —2 lines to enable devices to agree to use 64bit transfer
- JTAG/Boundary Scan
 - —For testing procedures


PCI Commands

- Transaction between initiator (master) and target
- Master claims bus
- Determine type of transaction
 - —e.g. I/O read/write
- Address phase
- One or more data phases


PCI Read Timing Diagram



PCI Bus Arbiter



PCI Bus Arbitration



Foreground Reading

- Stallings, chapter 3 (all of it)
- www.pcguide.com/ref/mbsys/buses/
- In fact, read the whole site!
- www.pcguide.com/